16 March 2016 Hotspot detection and removal flow using multi-level silicon-calibrated CMP models
Author Affiliations +
Abstract
As we move to advanced technology nodes, the requirements on within chip and across wafer planarity are becoming more demanding [1]. Also, the number of Chemical Mechanical Polishing (CMP) processes and steps used in microelectronic chip manufacturing is increasing rapidly, in an effort to meet the stringent planarity requirements [1]. However, the complex pattern dependencies inherent in CMP processes, and the cumulative nature of the topography generated by these processes make it challenging to meet the aforementioned stringent uniformity requirements for the variety of designs produced. Consequently, we expect to see an increased CMP and related hotspots on advanced node designs. Accurately detecting CMP and related hotspots (such as pooling, DOF hotspots, topography variation hotspots etc.) and providing guidelines to fix or prevent them is therefore critical for CMP process development, yield ramp up and shorter design and manufacturing cycles.

In this paper we present a hotspot detection and removal/prevention flow. The flow uses Cadence Design System’s manufacturing modeling methodology that predicts feature scale, within chip, and wafer level topography. The modeling methodology takes into account etch depth, deposition, and CMP variations across multiple levels in the design, and across multiple process steps within a given design level.
© (2016) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Ushasree Katakamsetty, Ushasree Katakamsetty, Jansen Chee, Jansen Chee, Yongfu Li, Yongfu Li, Colin Hui, Colin Hui, Jaime Bravo, Jaime Bravo, Tamba Gbondo-Tugbawa, Tamba Gbondo-Tugbawa, Brian Lee, Brian Lee, Kuang-Han Chen, Kuang-Han Chen, Aaron Gower-Hall, Aaron Gower-Hall, Sang-Min Han, Sang-Min Han, } "Hotspot detection and removal flow using multi-level silicon-calibrated CMP models", Proc. SPIE 9781, Design-Process-Technology Co-optimization for Manufacturability X, 97810K (16 March 2016); doi: 10.1117/12.2219545; https://doi.org/10.1117/12.2219545
PROCEEDINGS
10 PAGES


SHARE
Back to Top