Translator Disclaimer
Paper
3 December 2015 Research on high-accuracy time delay of wideband digital signal based on frequency-domain phase weighting method
Author Affiliations +
Proceedings Volume 9794, Sixth International Conference on Electronics and Information Engineering; 979419 (2015) https://doi.org/10.1117/12.2205682
Event: Sixth International Conference on Electronics and Information Engineering, 2015, Dalian, China
Abstract
Conventional phased array radar is to delay the signal between arrays by means of controlling signal phase indirectly in order to realize broadband and wide-angle scanning. This method makes system more complex. This paper presents frequency-domain phase weighting method to achieve accurate delay for wideband digital signal, elaborates algorithm principle of the method .At the same time, FPGA implementation is proposed and the factors of affecting delay precision are analyzed. Experimental results show that this method can achieve high-accuracy time delay for wideband digital signal, making FPGA implementation easily and reducing the inherent delay of signal processing, thereby reducing the hardware resource consumption.
© (2015) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Honglian Hao, Xiaoyan Wang, and Dazhi Zeng "Research on high-accuracy time delay of wideband digital signal based on frequency-domain phase weighting method", Proc. SPIE 9794, Sixth International Conference on Electronics and Information Engineering, 979419 (3 December 2015); https://doi.org/10.1117/12.2205682
PROCEEDINGS
7 PAGES


SHARE
Advertisement
Advertisement
RELATED CONTENT

A 160-GHz radar sniffer probe for honey bee detection
Proceedings of SPIE (April 23 2020)
Synthetic software defined radar (Conference Presentation)
Proceedings of SPIE (January 01 1900)
Flexible hardware platform for software radio experiments
Proceedings of SPIE (December 28 2007)
FPGA implementation of robust Capon beamformer
Proceedings of SPIE (February 24 2012)
20-GFLOPS QR processor on a Xilinx Virtex-E FPGA
Proceedings of SPIE (November 13 2000)

Back to Top