A real-time FPGA-based architecture for OpenSURF

Chaoxiu Chen; Huang Yong; Sheng Zhong; Luxin Yan

doi:10.1117/12.2205633

14 December 2015 A real-time FPGA-based architecture for OpenSURF

Chaoxiu Chen, Huang Yong, Sheng Zhong, Luxin Yan

Proceedings Volume 9813, MIPPR 2015: Pattern Recognition and Computer Vision; 98130K (2015) https://doi.org/10.1117/12.2205633
Event: Ninth International Symposium on Multispectral Image Processing and Pattern Recognition (MIPPR2015), 2015, Enshi, China

Abstract

This paper proposes a low-cost FPGA architecture of Speed-Up Robust Features (SURF) algorithm based on OpenSURF. It optimizes the computing architecture for the steps of feature detection and feature description involved in SURF to reduce the resource utilization and improve processing speed. As a result, this architecture can detect feature and extract descriptor from video streams of 800x600 resolutions at 60 frames per second (60fps). Extensive experiments have demonstrated its efficiency and effectiveness.

Citation Download Citation

Chaoxiu Chen, Huang Yong, Sheng Zhong, and Luxin Yan "A real-time FPGA-based architecture for OpenSURF", Proc. SPIE 9813, MIPPR 2015: Pattern Recognition and Computer Vision, 98130K (14 December 2015); https://doi.org/10.1117/12.2205633

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available