

INTRODUCTION TO
Semiconductor
Manufacturing
Technology
SECOND EDITION

INTRODUCTION TO
Semiconductor
Manufacturing
Technology
SECOND EDITION

Hong Xiao

SPIE
PRESS

Bellingham, Washington USA

Library of Congress Cataloging-in-Publication Data

Xiao, Hong.

Introduction to semiconductor technology / Hong Xiao. – 2nd ed.

p. cm.

Includes bibliographical references and index.

ISBN 978-0-8194-9092-6

1. Semiconductors—Design and construction. 2. Semiconductor industry. I. Title.

TK7871.85.X53 2012

621.3815'2—dc23

2012013231

Published by

SPIE

P.O. Box 10

Bellingham, Washington 98227-0010 USA

Phone: +1 360.676.3290

Fax: +1 360.647.1445

Email: Books@spie.org

Web: <http://spie.org>

Copyright © 2012 Society of Photo-Optical Instrumentation Engineers (SPIE)

All rights reserved. No part of this publication may be reproduced or distributed in any form or by any means without written permission of the publisher.

The content of this book reflects the work and thought of the author(s). Every effort has been made to publish reliable and accurate information herein, but the publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Printed in the United States of America.

First printing



This textbook is dedicated to my wife, Liu Huang, and my sons, Jarry Xiao and Colin Xiao.

Contents

Preface to the First Edition	xxi
Preface to the Second Edition	xxiii
List of Acroynms	xxv
Chapter 1 Introduction	1
1.1 Brief History of Integrated Circuits	2
1.1.1 First transistor	2
1.1.2 First integrated circuit	3
1.1.3 Moore’s law	5
1.1.4 Feature and wafer size.....	5
1.1.5 Definition of the integrated circuit technology node	10
1.1.6 Moore’s law or the law of more	11
1.2 Brief Overview of Integrated Circuits.....	12
1.2.1 Manufacturing materials	12
1.2.2 Processing equipment.....	12
1.2.3 Metrology tools	13
1.2.4 Wafer manufacturing	13
1.2.5 Circuit design	14
1.2.6 Mask formation	16
1.2.7 Wafer processing.....	19
1.3 Summary	19
1.4 Bibliography	20
1.5 Review Questions.....	21
Chapter 2 Introduction to Integrated Circuit Fabrication	23
2.1 Introduction	23
2.2 Yield	25
2.2.1 Definition of yield	25
2.2.2 Yield and profit margin	26
2.2.3 Defects and yield	27
2.3 Cleanroom Basics	28
2.3.1 Definition of a cleanroom	29

2.3.2	Contamination control and yield	30
2.3.3	Basic cleanroom structure.....	32
2.3.4	Basic cleanroom gowning procedures	33
2.3.5	Basic cleanroom protocols	35
2.4	Basic Structure of an Integrated Circuit Fabrication Facility.....	36
2.4.1	Wafer processing area	37
2.4.1.1	Wet bay.....	37
2.4.1.2	Diffusion bay.....	38
2.4.1.3	Photo bay.....	40
2.4.1.4	Etch bay	40
2.4.1.5	Implant bay	42
2.4.1.6	Thin-film bay.....	42
2.4.1.7	Chemical mechanical polishing bay.....	44
2.4.2	Equipment area.....	45
2.4.3	Facility area	45
2.5	Testing and Packaging	46
2.5.1	Die testing	47
2.5.2	Chip packaging.....	47
2.5.3	Final test.....	52
2.5.4	3D packaging	53
2.6	Future Trends.....	53
2.7	Summary	55
2.8	Bibliography	56
2.9	Review Questions.....	56
Chapter 3 Semiconductor Basics		59
3.1	What Is a Semiconductor?	59
3.1.1	Bandgap.....	59
3.1.2	Crystal structure	61
3.1.3	Doping semiconductor.....	61
3.1.4	Dopant concentration and conductivity.....	63
3.1.5	Summary of semiconductors	64
3.2	Basic Devices	64
3.2.1	Resistor.....	64
3.2.2	Capacitor.....	66
3.2.3	Diode.....	69
3.2.4	Bipolar transistor.....	70
3.2.5	Metal-oxide-semiconductor field effect transistor.....	72
3.3	Integrated Circuit Chips.....	74
3.3.1	Memory.....	75
3.3.1.1	Dynamic random access memory	75
3.3.1.2	Static random access memory	75
3.3.1.3	Erasable programmable read-only memory, electric erasable programmable read-only mem- ory, and flash.....	76

3.3.2	Microprocessor	78
3.3.3	Application-specific integrated circuits.....	79
3.4	Basis Integrated Circuit Processes	79
3.4.1	Conventional bipolar transistor process	80
3.4.2	p-Channel metal-oxide-semiconductor process (1960s technology)	81
3.4.3	n-Channel metal-oxide-semiconductor process (1970s technology)	82
3.5	Complementary Metal-Oxide Semiconductor.....	82
3.5.1	Complementary metal-oxide-semiconductor circuit	85
3.5.2	Complementary metal-oxide-semiconductor circuit process (1980s technology)	87
3.5.3	Complementary metal-oxide-semiconductor process (1990s technology).....	89
3.6	Technology Trends after 2000	89
3.7	Summary	90
3.8	Bibliography	92
3.9	Review Questions.....	93
Chapter 4 Wafer Manufacturing, Epitaxy, and Substrate Engineering.....		95
4.1	Introduction.....	95
4.2	Why Silicon?	96
4.3	Crystal Structures and Defects	97
4.3.1	Crystal orientation	97
4.3.2	Crystal defects	99
4.4	Sand to Wafer	100
4.4.1	Crude silicon	100
4.4.2	Silicon purification	101
4.4.3	Crystal pulling	102
4.4.3.1	Czochralski method	102
4.4.3.2	Floating zone method.....	104
4.4.4	Wafering.....	105
4.4.5	Wafer finishing	107
4.5	Epitaxial Silicon Deposition.....	108
4.5.1	Gas phase epitaxy.....	110
4.5.2	Epitaxial growth process	111
4.5.3	Epitaxy hardware	112
4.5.4	Epitaxy process.....	114
4.5.5	Future trends of epitaxy.....	115
4.5.6	Selective epitaxy	116
4.6	Substrate Engineering.....	116
4.6.1	Silicon-on-insulator wafer.....	116
4.6.2	Hybrid orientation technology	118
4.6.3	Strained silicon wafer.....	119

4.6.4	Strained silicon-on-insulator wafer	119
4.6.5	Strained silicon in integrated circuit manufacturing	120
4.7	Summary	120
4.8	Bibliography	122
4.9	Review Questions.....	122
Chapter 5	Thermal Processes	125
5.1	Introduction	125
5.2	Thermal Process Hardware.....	126
5.2.1	Introduction	126
5.2.2	Control system.....	127
5.2.3	Gas delivery system.....	128
5.2.4	Loading system.....	128
5.2.5	Exhaust system.....	129
5.2.6	Processing tube.....	129
5.3	Oxidation.....	129
5.3.1	Applications.....	131
5.3.2	Preoxidation cleaning.....	135
5.3.3	Oxidation rate.....	137
5.3.4	Dry oxidation	139
5.3.5	Wet oxidation	142
5.3.6	High-pressure oxidation	145
5.3.7	Oxide measurement	146
5.3.8	Recent oxidation trends	149
5.4	Diffusion	150
5.4.1	Deposition and drive-in	152
5.4.2	Doping measurement.....	154
5.5	Annealing.....	156
5.5.1	Postimplantation annealing	156
5.5.2	Alloy annealing	157
5.5.3	Reflow.....	158
5.6	High-Temperature Chemical Vapor Deposition	159
5.6.1	Epitaxial silicon deposition	159
5.6.2	Selective epitaxial growth processes.....	160
5.6.3	Polycrystalline silicon deposition	160
5.6.4	Silicon nitride deposition	164
5.7	Rapid Thermal Processing	167
5.7.1	Rapid thermal annealing.....	168
5.7.2	Rapid thermal oxidation	171
5.7.3	Rapid thermal chemical vapor deposition	173
5.8	Recent Developments	174
5.9	Summary	176
5.10	Bibliography	177
5.11	Review Questions.....	177

Chapter 6	Photolithography	179
6.1	Introduction.....	179
6.2	Photoresist.....	181
6.3	Photolithography Process.....	184
6.3.1	Wafer cleaning.....	185
6.3.2	Preparation.....	187
6.3.3	Photoresist coating.....	188
6.3.4	Soft bake.....	193
6.3.5	Alignment and exposure.....	194
6.3.5.1	Contact and proximity printers.....	194
6.3.5.2	Projection printer.....	195
6.3.5.3	Stepper/scanner.....	196
6.3.5.4	Exposure light sources.....	199
6.3.5.5	Exposure control.....	199
6.3.6	Postexposure bake.....	201
6.3.7	Development.....	203
6.3.8	Hard bake.....	205
6.3.9	Metrology and defect inspection.....	206
6.3.10	Track-stepper integration system.....	211
6.4	Lithographic Technology Trends.....	212
6.4.1	Resolution and depth of focus.....	212
6.4.2	Mercury lamps and excimer lasers.....	215
6.4.3	Resolution enhancement techniques.....	216
6.4.3.1	Phase shift mask.....	217
6.4.3.2	Optical proximity correction.....	218
6.4.3.3	Off-axis illumination.....	219
6.4.4	Immersion lithography.....	221
6.4.5	Double, triple, and multiple patterning.....	222
6.4.6	Extreme-ultraviolet lithography.....	226
6.4.7	Nanoimprint lithography.....	228
6.4.8	X-ray lithography.....	229
6.4.9	Electron beam lithography.....	230
6.4.10	Ion beam lithography.....	231
6.5	Safety.....	232
6.6	Summary.....	233
6.7	Bibliography.....	234
6.8	Review questions.....	235
Chapter 7	Plasma Basics	237
7.1	Introduction.....	237
7.2	Definition of Plasma.....	237
7.2.1	Components of plasma.....	238
7.2.2	Generation of plasma.....	238

7.3	Collisions in Plasma.....	239
7.3.1	Ionization.....	239
7.3.2	Excitation-relaxation.....	240
7.3.3	Dissociation.....	241
7.3.4	Other collisions.....	243
7.4	Plasma Parameters.....	243
7.4.1	Mean free path.....	244
7.4.2	Thermal velocity.....	245
7.4.3	Magnetic field.....	247
7.4.4	Boltzmann distribution.....	248
7.5	Ion Bombardment.....	248
7.6	Direct-Current Bias.....	250
7.7	Advantage of Plasma Processes.....	253
7.7.1	Chemical vapor deposition.....	254
7.7.1.1	Plasma-enhanced chemical vapor deposition.....	254
7.7.1.2	Stress control.....	255
7.7.1.3	Chamber cleaning.....	255
7.7.1.4	Gap fill.....	256
7.7.2	Plasma etch.....	256
7.7.2.1	Etch profile control.....	256
7.7.2.2	Etch rate and selectivity.....	257
7.7.2.3	Endpoint.....	257
7.7.2.4	Chemical use.....	257
7.7.3	Sputtering deposition.....	257
7.8	Plasma-Enhanced Chemical Vapor Deposition and Plasma Etch Chambers.....	257
7.8.1	Processing differences.....	257
7.8.2	Chemical vapor deposition chamber design.....	258
7.8.3	Etch chamber design.....	258
7.9	Remote Plasma Processes.....	260
7.9.1	Photoresist strip.....	260
7.9.2	Remote plasma etch.....	260
7.9.3	Remote plasma cleaning.....	261
7.9.4	Remote plasma chemical vapor deposition.....	262
7.10	High-Density Plasma.....	262
7.10.1	Inductively coupled plasma.....	263
7.10.2	Electron cyclotron resonance.....	264
7.11	Summary.....	264
7.12	Bibliography.....	265
7.13	Review Questions.....	265
Chapter 8	Ion Implantation.....	267
8.1	Introduction.....	267
8.1.1	Brief history.....	267

8.1.2	Advantages of implantation	270
8.1.3	Applications.....	271
8.2	Ion Implantation Basics	272
8.2.1	Stopping mechanisms.....	272
8.2.2	Ion range	275
8.2.3	Channeling effect.....	278
8.2.4	Damage and annealing.....	281
8.3	Ion Implantation Hardware	284
8.3.1	Gas system	284
8.3.2	Electrical system.....	284
8.3.3	Vacuum system.....	285
8.3.4	Control system.....	285
8.3.5	Beam line system.....	285
8.3.5.1	Ion source	285
8.3.5.2	Extraction system.....	286
8.3.5.3	Mass analyzer.....	288
8.3.5.4	Postacceleration.....	289
8.3.5.5	Charge neutralization system.....	290
8.3.5.6	Wafer handler	292
8.3.5.7	Beam stop.....	294
8.4	Ion Implantation Process	294
8.4.1	Device applications	294
8.4.2	Other ion implantation applications	299
8.4.3	Processing issues.....	302
8.4.3.1	Wafer charging.....	302
8.4.3.2	Particle contamination.....	303
8.4.3.3	Elemental contamination.....	304
8.4.4	Process evaluation	305
8.4.4.1	Secondary ion mass spectroscopy	305
8.4.4.2	Four-point probe.....	305
8.4.4.3	Thermal wave.....	306
8.4.4.4	Optical-electrical sheet resistance measurement..	308
8.5	Safety.....	308
8.5.1	Chemical hazards.....	308
8.5.2	Electrical hazards.....	309
8.5.3	Radiation hazards	310
8.5.4	Mechanical hazards.....	310
8.6	Recent Developments and Applications.....	310
8.7	Summary	312
8.8	Bibliography	312
8.9	Review Questions.....	313
Chapter 9	Etch	315
9.1	Introduction.....	315

9.2	Etch Basics	317
9.2.1	Etch rate	317
9.2.2	Uniformity.....	318
9.2.3	Selectivity.....	320
9.2.4	Profile.....	320
9.2.5	Etch bias.....	321
9.2.6	Loading effects	321
9.2.6.1	Macroloading	321
9.2.6.2	Microloading	321
9.2.7	Overetch.....	321
9.2.8	Residue.....	324
9.3	Wet Etch Process.....	325
9.3.1	Introduction	325
9.3.2	Oxide wet etch.....	325
9.3.3	Silicon etch	327
9.3.4	Nitride etch	328
9.3.5	Metal etch.....	329
9.4	Plasma (Dry) Etch.....	330
9.4.1	Introduction	330
9.4.2	Plasma review	330
9.4.3	Chemical, physical, and reactive ion etches	331
9.4.4	Etch mechanisms	333
9.4.5	Plasma etch chamber	335
9.4.6	Endpoint.....	340
9.5	Plasma Etch Processes.....	341
9.5.1	Dielectric etch.....	341
9.5.2	Single-crystal silicon etch.....	349
9.5.3	Polysilicon etch	353
9.5.4	Metal etch.....	357
9.5.5	Photoresist strip.....	358
9.5.6	Dry chemical etch processes.....	359
9.5.7	Blanket dry etch processes	360
9.5.8	Plasma etch safety	360
9.6	Process Trends	361
9.7	Recent Developments	362
9.8	Summary	365
9.9	Bibliography	365
9.10	Review Questions.....	366

Chapter 10 Chemical Vapor Deposition and Dielectric Thin Films..... 369

10.1	Introduction	369
10.2	Chemical Vapor Deposition.....	371
10.2.1	Chemical vapor deposition process description	372

10.2.2	Chemical vapor deposition reactor types.....	374
10.2.2.1	Atmospheric pressure chemical vapor deposition	374
10.2.2.2	Low-pressure chemical vapor deposition	375
10.2.2.3	Plasma-enhanced chemical vapor deposition.....	377
10.2.3	Chemical vapor deposition basics.....	377
10.2.3.1	Step coverage	377
10.2.3.2	Gap fill.....	380
10.2.4	Surface adsorption.....	382
10.2.4.1	Chemisorption.....	382
10.2.4.2	Physisorption.....	383
10.2.5	Chemical vapor deposition precursors and their adsorption	383
10.2.5.1	Sticking coefficient.....	386
10.2.6	Chemical vapor deposition kinetics.....	387
10.2.6.1	Chemical reaction rate	387
10.2.6.2	Surface-reaction-limited regime	388
10.2.6.3	Mass-transport-limited regime	389
10.2.6.4	Chemical vapor deposition reactor deposition regime	389
10.3	Applications of Dielectric Thin Films	390
10.3.1	Shallow trench isolation	391
10.3.2	Sidewall spacer	391
10.3.3	Interlayer dielectric-0	392
10.3.4	Interlayer dielectric-1 and up.....	396
10.3.5	Passivation dielectrics	398
10.4	Dielectric thin-film characteristics	398
10.4.1	Refractive index	398
10.4.1.1	Ellipsometry	399
10.4.1.2	Prism coupler	401
10.4.2	Thickness.....	402
10.4.2.1	Color chart.....	402
10.4.2.2	Spectroreflectometry.....	404
10.4.2.3	Deposition rate.....	405
10.4.2.4	Wet etch rate	406
10.4.2.5	Shrinkage.....	406
10.4.2.6	Uniformity.....	407
10.4.3	Stress.....	408
10.5	Dielectric Chemical Vapor Deposition Processes.....	411
10.5.1	Thermal silane chemical vapor definition process	411
10.5.2	Thermal tetraethoxysilane chemical vapor deposition process.....	412
10.5.3	Plasma-enhanced chemical vapor deposition silane process.....	412
10.5.3.1	Passivation.....	413
10.5.3.2	Interlayer dielectric-0 barrier layer.....	415
10.5.3.3	Dielectric antireflective coating	415

10.5.4	Plasma-enhanced chemical vapor deposition tetraethoxysi- lane process.....	416
10.5.5	Dielectric etchback process.....	418
10.5.6	Ozone-tetraethoxysilane process.....	421
10.5.6.1	Ozonator.....	422
10.5.6.2	Ozone-tetraethoxysilane undoped silicate glass process.....	423
10.5.6.3	Ozone-tetraethoxysilane phosphosilicate glass and borophosphosilicate glass processes.....	424
10.6	Spin-On Glass.....	424
10.7	High-Density Plasma Chemical Vapor Deposition.....	426
10.8	Dielectric Chemical Vapor Deposition Chamber Cleaning.....	428
10.8.1	Radio-frequency plasma cleaning.....	428
10.8.2	Remote plasma cleaning.....	431
10.9	Process Trends and Troubleshooting.....	433
10.9.1	Silane plasma-enhanced chemical vapor deposition processing trends.....	433
10.9.2	Plasma-enhanced tetraethylorthosilicate trends.....	434
10.9.3	Ozone-tetraethoxysilane trends.....	435
10.9.4	Troubleshooting guide.....	437
10.10	Recent Developments.....	439
10.10.1	Low- κ dielectrics.....	441
10.10.2	Air gap.....	441
10.10.3	Atomic layer deposition.....	443
10.10.4	High- κ dielectrics.....	444
10.11	Summary.....	446
10.12	Bibliography.....	448
10.13	Review Questions.....	449

Chapter 11 Metallization..... 451

11.1	Introduction.....	451
11.2	Conducting Thin Films.....	454
11.2.1	Polysilicon.....	454
11.2.2	Silicides.....	454
11.2.3	Aluminum.....	455
11.2.4	Titanium.....	458
11.2.5	Titanium nitride.....	459
11.2.6	Tungsten.....	461
11.2.7	Copper.....	462
11.2.8	Tantalum.....	464
11.2.9	Cobalt.....	464
11.2.10	Nickel.....	465

11.3	Metal Thin-Film Characteristics	465
11.3.1	Thickness and deposition rate	467
11.3.2	Uniformity.....	469
11.3.3	Stress	470
11.3.4	Reflectivity.....	472
11.3.5	Sheet resistance	472
11.4	Metal Chemical Vapor Deposition	475
11.4.1	Introduction	475
11.4.2	Tungsten.....	477
11.4.3	Tungsten silicide	480
11.4.4	Titanium.....	481
11.4.5	Titanium nitride.....	481
11.4.6	Aluminum	483
11.5	Physical Vapor Deposition.....	483
11.5.1	Introduction	483
11.5.2	Evaporation processes.....	485
11.5.2.1	Thermal evaporation	485
11.5.2.2	Electron beam evaporation	486
11.5.3	Sputtering	487
11.5.4	Basic metallization processes.....	490
11.5.4.1	Degas.....	492
11.5.4.2	Preclean.....	492
11.5.4.3	Titanium physical vapor deposition.....	493
11.5.4.4	Titanium nitride physical vapor deposition.....	494
11.5.4.5	Aluminum–copper physical vapor deposition	495
11.6	Copper Metallization	497
11.6.1	Precleaning.....	497
11.6.2	Barrier layer.....	499
11.6.3	Copper seed layer	499
11.6.4	Copper electrochemical plating	500
11.6.5	Copper chemical vapor deposition.....	502
11.7	Safety.....	503
11.8	Summary	503
11.9	Bibliography	504
11.10	Review Questions.....	505

Chapter 12 Chemical Mechanical Polishing..... 507

12.1	Introduction.....	507
12.1.1	Overview.....	508
12.1.2	Definition of planarization.....	511
12.1.3	Other planarization methods.....	511
12.1.4	Necessity of chemical mechanical polishing.....	514
12.1.5	Advantages of chemical mechanical polishing.....	515
12.1.6	Applications of chemical mechanical polishing.....	516

12.2	Chemical Mechanical Polishing Hardware	519
12.2.1	Introduction	519
12.2.2	Polishing pad.....	519
12.2.3	Polishing head.....	521
12.2.4	Pad conditioner.....	521
12.3	Chemical Mechanical Polishing Slurries	522
12.3.1	Oxide slurry	523
12.3.2	Metal polishing slurry	525
12.3.3	Tungsten slurry	526
12.3.4	Aluminum and copper slurries.....	527
12.4	Chemical Mechanical Polishing Basics.....	528
12.4.1	Removal rate.....	528
12.4.2	Uniformity.....	529
12.4.3	Selectivity.....	529
12.4.4	Defects.....	530
12.5	Chemical Mechanical Polishing Processes	534
12.5.1	Oxide chemical mechanical polishing.....	534
12.5.2	Tungsten chemical mechanical polishing.....	535
12.5.3	Copper chemical mechanical polishing	537
12.5.4	Chemical mechanical polishing endpoint detection	538
12.5.5	Post-chemical-mechanical-polishing wafer cleaning	540
12.5.6	Process issues.....	542
12.6	Recent Developments	543
12.7	Summary	545
12.8	Bibliography	546
12.9	Review Questions.....	547
Chapter 13 Process Integration.....		549
13.1	Introduction.....	549
13.2	Wafer Preparation	550
13.3	Isolations	551
13.3.1	Blanket field oxide	551
13.3.2	Local oxidation of silicon	552
13.3.3	Shallow trench isolation	554
13.3.4	Self-aligned shallow trench isolation.....	557
13.4	Well Formation	557
13.4.1	Single well	557
13.4.2	Self-aligned twin wells	557
13.4.3	Twin wells.....	559
13.5	Transistor Formation.....	559
13.5.1	Metal gate process.....	559
13.5.2	Self-aligned source/drain process	560
13.5.3	Lightly doped drain.....	561
13.5.4	Threshold adjustment	563
13.5.5	Anti-punch-through.....	564

13.6	Metal-Oxide-Semiconductor Field-Effect Transistors with High- κ and Metal Gates	564
13.6.1	Gate-first process	565
13.6.2	Gate-last process	567
13.6.3	Hybrid high- κ metal gates	570
13.7	Interconnections	570
13.7.1	Local interconnections	570
13.7.2	Early interconnections	572
13.7.3	Aluminum alloy multilevel interconnections	573
13.7.4	Copper interconnections	574
13.7.5	Copper and low- κ dielectrics	576
13.8	Passivation	577
13.9	Summary	578
13.10	Bibliography	580
13.11	Review Questions	580
Chapter 14 Integrated Circuit Processing Technologies		581
14.1	Introduction	581
14.2	Complementary Metal-Oxide-Semiconductor Process Flow of the Early 1980s	581
14.3	Complementary Metal-Oxide-Semiconductor Process Flow with 1990s Technology	582
14.3.1	Comments	583
14.4	Complementary Metal-Oxide-Semiconductor Process Flow with Technology after 2000	598
14.5	Complementary Metal-Oxide-Semiconductor Process Flow with Technology after 2010	616
14.6	Memory Chip Manufacturing Processes	625
14.6.1	Dynamic random access memory process flow	627
14.6.2	Stacked dynamic random access memory process flow	629
14.6.3	NAND flash process	636
14.7	Summary	646
14.8	Bibliography	647
14.9	Review Questions	648
Chapter 15 Future Trends and Summary		649
15.1	Bibliography	655
Index		657

Preface to the First Edition

The semiconductor industry is developing rapidly with new technology introduced almost on a daily basis. The device feature size is shrinking continuously and the number of transistors on an integrated circuit (IC) chip is increasing rapidly, as predicted by Moore's law. Compared with only a decade ago, IC fabrication processing technology has become more complicated.

This book thoroughly describes the complicated IC chip manufacturing processes in a semiconductor fab, using minimum mathematics, chemistry, and physics. It covers the advanced technologies while keeping the contents simple and easy to understand for readers without science and engineering degrees. It focuses on the newest IC fabrication technologies and describes the older technologies to provide better understanding of the historical development. The processes chosen for the book are very close to those used in real fabs, especially process troubleshooting and process and hardware relations.

This book is intended for technical and college students who need an in-depth understanding of the technology as they prepare to find a job in the field. It is also intended as a reference book for engineering students and to provide a more realistic picture of the semiconductor industry. Industry operators, technicians, engineers, and personnel in sales, marketing, administration, and management can also benefit. This book can help them to learn more about their jobs, improve their troubleshooting and problem-solving skills, and raise their career development potential.

Chapter 1 briefly reviews the history of the semiconductor industry and describes semiconductor manufacturing processes. Chapter 2 introduces basic semiconductor fabrication including yield, cleanroom, semiconductor fab, and IC chip test and packaging. Chapter 3 gives a brief review of fabrication semiconductor devices, IC chips, and early technologies in semiconductor processing. Crystal structure, single-crystal silicon wafer manufacturing, and epitaxial silicon growth are described in Chapter 4. Chapter 5 lists and discusses thermal processes, including oxidation, diffusion, annealing, alloying, and reflow processes. Rapid thermal processes (RTPs) and conventional furnace thermal processes are discussed. Chapter 6 details the photolithography process. Fundamentals of plasmas used in semiconductor processing are covered in Chapter 7, which introduces plasma applications, DC bias, and plasma-process relations. Chapter 8 discusses the ion implantation process. Chapter 9 gives a detailed description of etch processes including wet and dry etches; chemical, reactive ion etch (RIE), and

physical etches; and patterned and blanket etch processes. Basic chemical vapor deposition (CVD) and dielectric thin-film deposition processes, including dielectric CVD processes, process trends, troubleshooting, and future trends are discussed in detail in Chapter 10. Chapter 11 covers metallization, metal CVD, and physical vapor deposition (PVD) processes. It also describes the copper metallization process. Planarization processes including chemical mechanical polishing (CMP) are discussed in Chapter 12. Chapter 13 discusses process integration. Chapter 14 diagrams CMOS process flows including an advanced CMOS process flow with copper and low- κ interconnection. Chapter 15 predicts the future development of the semiconductor industry.

Many people helped me to write this book. I especially appreciate the useful information provided by my current and former colleagues: Lou Frenzel, Thomas E. Thompson, Ole Krogh, Tony Shi, Alberto Quiñonez, Lance Kinney, Scott Bolton, and Steve Reedy. Many of my students helped me by proofreading and improving the book. I especially express my thanks to Wayne Parent, Jeffrey Carroll, Boyd Woods, and Ronald Tabery.

I would also like to thank the following reviewers for their valuable suggestions: Professor Dave Hata, Portland Community College; Professor Fred Lavender, Albuquerque Technical Institute; Professor Gene Stouder, Southwest Texas State University; Professor Bassam Matar, Glendale Community College; Professor Carlo Sapijaszko, DeVry Institute of Technology; Professor George Shaiffer, Pikes Peak Community College; Professor Val Shires, Gwinnett Technical Institute; and Professor Devinder Sud, DeVry Institute.

Hong Xiao
2001

Preface to the Second Edition

When the first edition was published in 2001, the leading-edge IC technology node was about 130 nm. Shortly after the publication of the first edition, I attended an international IC technology conference where 90 nm was the leading-edge technology node of IC manufacturing. Former Honda CEO Hiroyuki Yoshino gave a keynote speech in which he talked about ASIMO, the robot Honda introduced in 2000. At that time, ASIMO could understand some simple words and follow few verbal instructions to walk slowly and speak simple words. Mr. Yoshino envisioned that in the future, humanoids like ASIMO would be able to run, walk forward and backward, and navigate stairs. Not only would they be able to understand speech, but they could also understand the speaker's mood. They would be able to identify individuals and human emotions through facial-image recognition software. However, 90-nm technology was not sufficient to achieve these technologies, and Mr. Yoshino believed that 22-nm-technology IC chips would be needed.

A decade later, cutting-edge IC technology has reached 22 nm. An all-new ASIMO was introduced in 2011 that can run, dance, and use sign language. Whereas the older version of ASIMO is an “automatic machine” that needs an operator, the new ASIMO is an “autonomous machine,” which means it can make its own decisions and actions based on environmental sensors. It has the intelligence to walk among a group of people without collision by adjusting its movement through the observation and prediction of others. It has the capability to recognize the voices of multiple people, and its image sensor is capable of facial recognition. Although the new ASIMO has made a huge improvement, it is still far from having the envisioned emotion and mood recognition capabilities; to achieve that, perhaps sub-10-nm-technology IC chips are needed.

There have been many changes in the semiconductor industry and its manufacturing technologies over the last decade. Although Intel still keeps the bulk of its IC manufacturing technology in North American fabs, the center of IC manufacturing has shifted to East Asia, in nations such as Taiwan, North and South Korea, and China. The IC manufacturing fabs in Europe, Japan, and North America are declining at an alarming rate.

The biggest challenge for IC-technology node scaling has always been patterning technology. As suggested by my predictions in the first edition, unforeseen innovations such as immersion lithography and multiple patterning

have extended the application of optical lithography and further delayed the development of next-generation lithography.

Many people helped me write this second edition. The book would not have been possible without the encouragement and support from my wife, Liu (Lucy) Huang. My elder son, Jarry Xiao, proofread several chapters. My current and former colleagues provided many useful suggestions; I would like to express my deepest appreciation to Paul MacDonald, Pierre Lefebvre, and Alan Liang.

Hong Xiao
October 2012

List of Acronyms

3MS	trimethylsilane or $(\text{CH}_3)_3\text{SiH}$
4MS	tetramethylsilane or $(\text{CH}_3)_4\text{Si}$
α -Si	amorphous silicon
AA	active area
AAPSM	alternating aperture PSM
ADC	automatic diameter control
ADI	after-development inspection
AFM	atomic force microscope
ALD	atomic layer deposition
ALU	arithmetic-logic unit
AMU	atomic mass unit
APCVD	atmospheric pressure CVD
AR	adsorption rate
ARC	antireflective coating
ASIC	application-specific integrated circuits
AttPSM	attenuated PSM
BARC	bottom antireflective coating
BEoL	back-end of the line
BL	bitline
BLC	bitline contact
BOE	buffered oxide etch
BOX	buried oxide
BPSG	borophosphosilicate glass
BSG	borosilicate glass
BST	$\text{Ba}_{0.6}\text{Sr}_{0.4}\text{TiO}_3$
BTBAS	bis-(tertiary-butylamino)silane] or $\text{SiH}_2[\text{NH}(\text{C}_4\text{H}_9)]_2$
bWL	buried wordline
C2C	cell-to-cell (inspection)
CB	contact to bit line
CBH	carborane or $\text{C}_2\text{B}_{10}\text{H}_{12}$
CD	critical dimension
CHO	cyclohexene oxide or $\text{C}_6\text{H}_{10}\text{O}$
CISC	complete instruction set computers
CMOS	complementary metal-oxide semiconductor
CMP	chemical mechanical polishing/planarization
CNT	carbon nanotube
CPU	central processing unit
CR	chemical reaction rate

CS	contact to source line
CVD	chemical vapor deposition
CZ	Czochralski (method)
D2D	die-to-die (inspection)
D2DB	die-to-database (inspection)
DEMS	diethoxymethylsilane or $C_5H_{14}Si$
DFM	design for manufacturing
DHF	diluted HF
DI	deionized
DMAH	dimethylaluminum hydride or $Al(CH_3)_2H$
DOF	depth of focus
DPP	discharge-produced plasma
DPT	double-patterning technology
DR	deposition rate
DRAM	dynamic random access memory
DSC	dichlorosilane (or dichloride silane) or SiH_2Cl_2
DSP	digital signal processing
DUV	deep ultraviolet
EBDW	electron beam direct write
EBI	electron beam inspection
EBR	edge-bead removal
ECD	electrochemical deposition
ECMP	electrochemical mechanical polishing
ECP	electrochemical plating
ECR	electron cyclotron resonance
EDA	electronic design automation
EEPROM	electric erasable programmable read-only memory
EGS	electronic-grade silicon
EMR	electromigration resistance
EOT	effective oxide thickness
EPD	electroplating deposition
EPROM	erasable programmable read-only memory
ESL	etch-stop layer
EUV	extreme ultraviolet
F/C	fluorine-to-carbon (ratio)
FEM	focus exposure matrix
FEoL	front-end of line
FET	field effect transistor
FOUP	front-opening unified pod
FPD	flat-panel display
FPGA	field-programmable gate array
FSG	fluorinated silicate glass
FTES	fluorotriethoxysilane or $FSi(OC_2H_5)_3$

FTIR	Fourier transform infrared
FZ	floating zone
GPS	global positioning system
HDD	hard disc drive
HDP	high-density plasma
HDP-CVD	high-density plasma CVD
HEPA	high-efficiency particulate air (filter)
HKMG	high-κ and metal gate
HMDS	hexamethyldisilazane or $(\text{CH}_3)_3\text{SiNHSi}(\text{CH}_3)_3$
HOT	hybrid orientation technology
HP	half-pitch
IC	integrated chip
ICP	inductively coupled plasma
IDLH	immediate danger to life and health
IDM	integrated device manufacturer
ILD	interlayer dielectric
IMD	intermetal dielectric
IR	infrared
KGD	known good die
LAT	large angle tilt
LCD	liquid crystal display
LDD	lightly doped drain
LED	light-emitting diode
LELE or LE ²	litho-etch-litho-etch
LER	line edge roughness
LFLE	litho-freeze-litho-etch
LOCOS	local oxidation of silicon
LPC	landing pad contact
LPC	large-particle count
LPCVD	low-pressure chemical vapor deposition
LPP	landing pad poly
LPP	laser-produced plasma
LTE	low-temperature epitaxy
LWR	line width roughness
MBE	molecular beam epitaxy
MEMS	microelectromechanical systems
MEoL	mid-end of line
MERIE	magnetically enhanced RIE
MFC	mass flow controller
MFP	mean free path
MGS	metallurgical-grade silicon
MOCVD	metal organic CVD

MOS	metal-oxide semiconductor
MOSFET	metal-oxide-semiconductor field effect transistor
MRAM	magnetoresistive random access memory
MuGFET	multiple-gate field effect transistor
MW	microwave
NA	numerical aperture
NGL	next-generation lithography
NIL	nanoimprint lithography
nMOS	n-type MOS
NU	nonuniformity
NVM	nonvolatile memory
OMS	optical measurement system
OPC	optical proximity correction
OSG	organosilicate glass
OSHA	Occupational Safety and Health Administration
PBL	poly-buffered LOCOS
PC	personal computer
PCB	printed circuit board
PD	passivation dielectric
PEB	postexposure bake
PECVD	plasma-enhanced CVD
PEL	permissible exposure limit
PFC	perfluorocarbon
PIII	plasma immersion ion implantation
PLAD	plasma doping
PM	preventive maintenance
PMD	premetal dielectric
PMMA	polymethylmethacrylate
pMOS	p-type MOS
POCL	phosphorus oxychloride or POCl ₃
PR	photoresist
PSG	phosphorous silicate (or phosphosilicate) glass
PSM	phase shift mask
PVA	poly-vinyl-alcohol
PVD	physical vapor deposition
RC	resistance × capacitance
RCA	Radio Corporation of America
RG	recessed gate
RIE	reactive ion etch
RISC	reduced instruction set computer
RP	remote plasma
RPCVD	remote plasma CVD

RTA	rapid thermal annealing
RTCVD	rapid thermal CVD
RTO	rapid thermal oxidation
RTP	rapid thermal process
SAC	self-aligned contact
SA-CVD	subatomic CVD
SAPD	spacer (self-) aligned double patterning
SA-STI	self-aligned shallow trench isolation
SC	standard cleaning
SCE	short channel effect
S/D	source/drain
SDE	S/D extension
SEG	selective epitaxial growth
SEM	scanning electron microscope
SIMOX	separation by implantation of oxygen
SIMS	secondary ion mass spectroscopy
SMIF	standard mechanical interface
SMO	source-mask optimization
SMT	stress memory technique
SN	storage node
SNC	storage node contact
SOC	system on chip
SOD	spin-on dielectric
SOG	spin-on glass
SOI	silicon-on-insulator
SPC	statistic process control
SRAM	static random access memory
SSD	solid-state disk/drive
SSOI	strained silicon-on-insulator
STI	shallow trench isolation
STM	scanning tunneling microscope
TCE	trichloethylene
TCP	transformer-coupled plasma
TCS	trichloride silane (or trichlorosilane) or SiHCl_3
TDEAT	tetrakis-diethylamidotitanium-titanium or $\text{Ti}[\text{N}(\text{C}_2\text{H}_5)_2]_4$
TDMAT	tetrakis-dimethylamido-titanium or $\text{Ti}[\text{N}(\text{CH}_3)_2]_4$
TEM	transmission electron microscope
TEOS	tetraethoxysilane (or tetraethylorthosilicate) or $\text{Si}(\text{OC}_2\text{H}_5)_4$
TMA	trimethylaluminum or $\text{Al}(\text{CH}_3)_3$
TMAH	tetramethyl ammonium hydroxide or $(\text{CH}_3)_4\text{NOH}$

TMB	trimethylborate or $\text{PO}(\text{OCH}_3)_3$
TMP	trimethylphosphite or $\text{P}(\text{OCH}_3)_3$
TSV	through-silica via
TW	thermal wave
UHV	ultrahigh vacuum
UHV-CVD	ultrahigh-vacuum CVD
ULK	ultralow- κ
ULSI	ultralarge-scale integration
USG	undoped silicate glass
USJ	ultrashallow junction
UV	ultraviolet
VLSI	very large-scale integration
WCVD	tungsten CVD
WERR	wet etch rate ratio
WID	within die
WIW	within wafer
WL	wordline
WTW	wafer to wafer
XRR	x-ray reflectometry