Hardware Architecture for Image Processing
Editor(s): Edward R. Dougherty
Author(s): Divyendu Sinha
Published: 1999
Author Affiliations +
Abstract
In this chapter we consider computer hardware architectures that have been utilized in commercially available CPUs to speed execution. Practical image processing is computer-system dependent and achieving efficient implementation depends on an understanding of the computational environment, whether to take advantage of features within an existing system, to augment that system with additional hardware or peripherals, to network the system, or to purchase a new system more suitable to the task at hand. In real­time environments, appropriate computational hardware is essential. In addition to general issues concerning parallel processing, the chapter treats in detail pipelining for instructions and convolution, multiple-processor systems and scheduling, and two commercial image processing systems. The commercial systems have been chosen to illustrate the capabilities available in today's market while at the same time presenting two different architectures. It is assumed that the reader is familiar with the basics of sequential computing and image processing.
Online access to SPIE eBooks is limited to subscribing institutions.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
Back to Top