Access to eBooks is limited to institutions that have purchased or currently subscribe to the SPIE eBooks program. eBooks are not available via an individual subscription. SPIE books (print and digital) may be purchased individually on SPIE.Org.

Contact your librarian to recommend SPIE eBooks for your organization.
Chapter 5:
Description and Applications of a CMOS Digital Vision Chip Using General Purpose Processing Elements
Abstract
With the progress of silicon integration technologies, visual information processing architecture has changed greatly. Eventually it will be integrated into compact and yet high-performance integrated circuits. In other words, the image processor is no longer considered desktop-sized bulky equipment, but rather as a chip information processing module where photodetector and processing circuits are integrated. This chapter discusses the processing architecture for visual information processing in terms of the integrated massively parallel processing. A vision chip with general purpose processing elements is described, and some examples of 1-ms image processing using the architecture is shown. The sampling rate of 1-ms leads to a new generation of image processing technology.
Online access to SPIE eBooks is limited to subscribing institutions.
CHAPTER 5
19 PAGES


SHARE
Advertisement
Advertisement
Back to Top