Hardware implementations of computer-generated holography: a review

Youchao Wang
Daoming Dong
Peter J. Christopher
Andrew Kadis
Ralf Mouthaan
Fan Yang
Timothy D. Wilkinson
Hardware implementations of computer-generated holography: a review

Youchao Wang,† Daoming Dong,† Peter J. Christopher, Andrew Kadis, Ralf Mouthaan, Fan Yang, and Timothy D. Wilkinson*

University of Cambridge, Centre for Molecular Materials, Photonics and Electronics, Department of Engineering, Cambridge, United Kingdom

Abstract. Computer-generated holography (CGH) is a technique to generate holographic interference patterns. One of the major issues related to computer hologram generation is the massive computational power required. Hardware accelerators are used to accelerate this process. Previous publications targeting hardware platforms lack performance comparisons between different architectures and do not provide enough information for the evaluation of the suitability of recent hardware platforms for CGH algorithms. We aim to address these limitations and present a comprehensive review of CGH-related hardware implementations. © 2020 Society of Photo-Optical Instrumentation Engineers (SPIE) [DOI: 10.1117/1.OE.59.10.102413]

Keywords: computer-generated holography; central processing unit; graphics processing unit; field-programmable gate array; digital signal processor; hardware accelerator; holography; system-on-chip.

Paper 191579SSV received Nov. 8, 2019; accepted for publication Feb. 4, 2020; published online Feb. 28, 2020.

1 Introduction

Holography is a technique used to record and reconstruct the entirety of an optical field. This approach was pioneered by Gabor in 1948 as a two-step, lensless imaging process for improving the quality of electron microscopy.

In the early days, holograms were primarily single use as the only recording media available resembled photographic film. It was not until the mid-1960s when computer-generated holography (CGH), together with the noticeable improvements in technology, revolutionized the field and drew a significant amount of interest.

The late 1980s saw a further shift in holography from analog to digital with the emergence of digital imaging sensors as well as increases in computational powers and electronic display devices, such as digital micromirror devices and liquid crystal spatial light modulators (SLMs). Holograms could, for the first time, be digitally captured, processed, and displayed. Over time, holography has become regarded as a serious display technology for far-field and 3D applications.

CGH is the field of algorithmically generating holographic interference patterns using digital computers, with target applications including but not limited to display technologies, wavelength-selective switch, optical tweezers, and telecommunications. Generating computer holograms in real time is one of the key goals of research, with algorithms for CGH traditionally running on central processing units (CPUs). Despite recent increases in the processing power of CPUs, it remains insufficient for real-time photographic applications. Accelerated hardware platforms, including graphics processing units (GPUs), field-programmable gate arrays (FPGAs), digital signal processors (DSPs), coprocessors as well as application-specific integrated circuits (ASICs), are able to bring high fidelity holographic imagery to real-time applications.

Figure 1 shows a typical system setup for a CGH. The creation of the computer holograms can be divided into three parts:
1. Calculate: to allow the computer to digitally, instead of optically, calculate the interference fringes for a target object;
2. Encode: to determine the method to represent or encode the computation results;
3. Display: to display the encoded fringes on a suitable medium.

CGH algorithms, regardless of them being point-source-based, polygon-based, layer-based, etc., would typically require a very high level of computational power. Hence, when designing any new holographic systems, the selection of a suitable hardware platform is the primary decision to be made.

To the best of our knowledge, there is no modern review paper that specifically targets the hardware used for the generation and processing of computer holography. Previously published survey papers provide analyses and conceptual reviews of fast hologram generation algorithms. Additionally, Shimobaba et al. and Shimobaba and Ito provided overviews in terms of CGH-related hardware implementations. However, all of the above reviews suffer from a lack of the following:

1. A comparison between different hardware platforms;
2. A dedicated discussion with respect to hardware implementations;
3. An assessment of the trade-offs between different development factors for a given hardware platform;
4. An up-to-date review with respect to the most recent developments in modern hardware.

We aim, therefore, to provide review by comparing different hardware platforms and discussing each platform’s advantages and disadvantages. This review paper considers CPUs, GPUs, FPGAs, and other hardware accelerators in dedicated sections. For each platform, we provide a literature survey on the applications utilizing these specific hardware platforms. This is followed by a discussion of device properties, available development toolchains, the ease of development, and their advantages and disadvantages. We also present cross-platform comparisons to gain insights regarding the use of different types of accelerators. Generally, we provide a thorough examination of the current state-of-the-art hardware implementations along with a review of their applications over the previous decade (2008 to 2020).

This literature survey is outlined as follows. Section 1 first introduces the field holography alongside key concepts and a discussion of the CGH challenges. CPU, GPU, FPGA, and other platform implementations are discussed in Secs. 2, 3, 4, and 5, respectively. Section 6 reports comparison between different hardware platforms and provides in-depth discussion to guide hardware selections. Finally, the paper is concluded after presenting future work directions in Sec. 7.

1.1 Hologram and the Replay Field

In a classical imaging system, Fig. 2, focusing optics are used to focus light scattered from a point of an object onto a corresponding point on a sensor (the recording device). In such a
system, any different origin point on the object leads to a corresponding change in the position on
the recording plane of the sensor. The loss of a portion of the sensor data will result in a cor-
responding loss in the image.

In a holographic imaging system, Fig. 3, scattered light is collected without the use of a
focusing optics, instead of interfering the scattered light with a reference beam. Replicating
recording conditions allows for replication of the light field and the resulting image, as depicted
in Fig. 4. The image is stored across all parts of the recording device leading and loss of a portion
of the recording only causes a loss in the quality of the image. The entire image can still be
reproduced.

Fig. 2 A classical optical imaging system.

Fig. 3 A holographic imaging system for hologram recording.

Fig. 4 A holographic projection system for hologram reconstruction.
Traditional analog holography follows two steps known as recording and reconstruction:1,2,17

1. Recording: - A coherent, collimated light source is split into “object” and “reference” beams (Figure 3). The object beam is directed onto a physical object and the resulting scattered light interfered with the reference beam. The interference fringes are recorded on a photosensitive film to produce the hologram.

2. Reconstruction: - A similar system is used to reproduce the hologram (Figure 4). An identical light source is directed onto the film leading to a visible output equivalent to viewing the object directly.

CGH goes further than this by using a known target or scene to generate the reconstruction image, thus eliminating the requirement of a recording step.

1.2 Limitations of CGH

CGH promises a great deal. However, in practice, a number of key limitations exist:

1.2.1 Hologram representation

Complex modulation schemes are achievable by several means and methods,18,19 despite the fact that display media, such as SLMs, are still facing technological limitations to perform true arbitrary complex modulations. However, these methods often require nontrivial modifications and device setups, consequently limiting the representations of holograms. Moreover, the hardware manufacturing constraints limit the size and quality of the reconstructed holographic images as well as the viewing angle.16

1.2.2 High computational power demand

The hologram and object field is correlated by “Fourier transforms” for any given pixel display. For a single image frame with \( N \times N \) points or pixels, the computation complexity can be as high as \( O(N^4) \). By utilizing the power of fast Fourier transforms (FFTs), we are able to reduce this complexity to \( O(N^2 \log(N)) \). Unfortunately, this is still computationally expensive, before even considering the inclusion of other operations for any given algorithms to produce high quality images and videos, where the incorporation of visual effects, such as shading,20 occlusion effects,21,22 directional scattering,23 is of great essence. Such high quality image demand is one of the key limitations.

1.2.3 Downgrade of the replay field image quality

The quality of the holographic reconstructed image would be affected by factors, such as speckle noise,13 ringing artifacts,24 the optomechanical properties of SLMs,25 etc. Moreover, in the real world, display devices are incapable of modulating light continuously, and being limited to a number of discrete levels results in quantization artifacts, which have an adverse effect on image quality.26 During this process, the information stored in the interference pattern will be reduced, leading to a degradation in image quality.

A suitable hardware platform for CGH algorithm implementations needs to be selected in order to speed up the generation of computationally heavy holograms while ideally also improving replay field quality. In this paper, we aim to address this problem by providing a selection guideline for researchers and developers to choose the most suitable hardware platforms for computer hologram applications. While we stay focused on the hardware choice, it should be pointed out that such choices are also intimately related to the algorithm selected as some would require more dedicated and specialized hardware resources as compared to others. A further discussion of such is outlined in Sec. 6.

We divide the current state-of-the-art hardware platforms into two categories: conventional processors, where we refer to CPUs, and hardware accelerators, such as GPUs, FPGAs, DSPs, and coprocessors. Traditionally, basic arithmetic calculations were done in CPUs. However,
for certain computationally expensive applications, there is a need for specialized architecture, where the design is optimized for the application to accelerate performance.

Hardware accelerators were designed to tackle this issue by exploiting properties, such as parallelism and application-specific dedicated hardware accelerations. These devices are usually based on different architectures and inherently make use of different development tools and utilities. The code and algorithm migrations between these hardware platforms are not often straightforward. They require a good understanding of the specific hardware architectures as well as microarchitectures in order to carry out code implementations and optimizations properly.

2 Central Processing Units

Since their invention in the early 1970s, CPUs have become the core of this ever-developing digital world. Von-Neumann, Harvard architectures, and their architectural variants will continue to dominate the market in the foreseeable future. The fundamental operations and underlying theories remained largely unchanged throughout the years. These CPUs are designed to complete computational tasks that are as general as possible. Unfortunately, it is this very generality that prevents CPUs from executing high-performance computational operations since they lack a sufficient amount of parallelism within their architectures.27

It was not until 2005 when Intel introduced the Pentium D series—the first desktop-class dual-core processor—that exploited parallel processing for individual consumer computers running multicore processors. A typical contemporary computer with a multicore processor can run tens and hundreds of tasks at any given time. Running multiple programs simultaneously utilizes concurrency by switching and jumping between different threads, or instruction streams, under real time.28 The job-switching operations take up and waste CPU cycles and would hence prevent the platform to run at optimal efficiency when performing multitasking and exploiting parallel processing.

For this paper, we will only evaluate Intel and AMD chip families as they are the two vendors to produce x86/64 architecture, the dominant high-performance CPU architecture at the time of writing, design.

2.1 Platform for Preliminary Verification of Algorithms

Most hologram generation algorithms were developed on conventional computers, utilizing the power of the latest CPU chip families. Software-based algorithms run on CPUs to efficiently minimize the development time and reduce the computational burden by exploiting advanced computation libraries, software packages, and other utilities.

Reported work based purely on CPUs form the preliminary analysis of various proposed computer hologram generation algorithms. Researchers tend to focus more on theoretical development rather than code optimization since conventional CPUs are not used for acceleration purposes.

Due to their commonality and the ease-of-use, the majority of work that incorporates CPUs often uses them as the comparison baseline for algorithm implementations on other hardware platforms that utilize dedicated accelerators.

2.2 Available Tools and Utilities for CPUs

Since CPUs are the core components within a modern personal computer (PC) and workstation, the vast majority of software packages and development suites are readily available. Code and programs can be written in many high-level languages, and low-level application programming interfaces (APIs) and frameworks, such as OpenMP and OpenCV, are also widely available. As an API for shared memory multiprocessing, OpenMP is dedicated to high-level parallelism in Fortran and C/C++ programs.29 Compiler directives, library routines as well as environment variables can be used to optimize for multiprocessing by, for example, distributing workloads among the available threads and physical cores.

We endeavor to conclude the tools and utilities that have been reported in previously published papers since 2008, as shown in Table 1. The most commonly used software application is
MATLAB due to its simplicity and numerous package supports. No strict understandings in terms of hardware architectures and memory management are necessary when developing algorithms over MATLAB, as compared to other realization methods. C/C++ tends to be the most popular programming language used for algorithm implementations. C/C++ programming libraries and functions, such as FFTW, cvDFT from OpenCV, and custom library CWO++, offer strong support for improved hologram generation performances.

### 2.3 Advantages and Disadvantages of Using CPUs

The most significant advantage of using CPUs for algorithm implementation is the short development time and sophisticated software toolchain support. Nearly, all the software packages that can be found on other hardware accelerator platforms have the same or equivalent toolkits, which are available on CPU-based PCs. These ranges from programming languages, such as C/C++ and Python, compile time and run-time libraries to software packages.

Other merits of using CPUs are as follows:

1. **Comparatively high clock frequency**: Contemporary CPUs run in GHz domain as compared to the frequencies in other hardware that are usually between hundreds of MHz to above 1 GHz. Higher clock rates provide shorter clock cycles, consequently speeding up sequential processes.

2. **Floating-point precision**: CPUs tend to have better support for double-precision floating-point arithmetic from the tools that are available, although the use of full-precision components can downgrade run-time execution speed.

---

### Table 1 Tools and utilities employed for CPU implementations since 2008.

<table>
<thead>
<tr>
<th>Name</th>
<th>Category</th>
<th>Appearance</th>
<th>Year</th>
</tr>
</thead>
<tbody>
<tr>
<td>CWO++ library (CWO: computational wave optics)</td>
<td>Customized C++ library</td>
<td>CWO++ library (CWO for CPU), wavelet shrinkage-based superposition (WASABI) using CWO++</td>
<td>2012, 2017, 2018</td>
</tr>
<tr>
<td>FFTW library</td>
<td>FFT library</td>
<td>Wavefront recording plane (WRP) GPU comparison, CWO++</td>
<td>2009, 2012</td>
</tr>
<tr>
<td>Intel math kernel library (MKL)</td>
<td>Math and FFT library</td>
<td>Polygon-based extremely high-definition projection</td>
<td>2009</td>
</tr>
<tr>
<td>cvDFT (OpenCV)</td>
<td>FFT function from OpenCV</td>
<td>Wavefront recording plane</td>
<td>2018</td>
</tr>
<tr>
<td>OpenMP</td>
<td>Multiprocessing API</td>
<td>Baseline for multi-GPU cluster comparison</td>
<td>2012</td>
</tr>
<tr>
<td>C</td>
<td>Programming language</td>
<td>Simulated annealing (SA) GPU comparison, multi-GPU cluster comparison</td>
<td>2010, 2012</td>
</tr>
<tr>
<td>C++</td>
<td>Programming language</td>
<td>Polygon-based extremely high-definition projection, WRP GPU comparison, SA GPU comparison, CWO++ and WASABI, full color and color space conversion using WASABI</td>
<td>2010, 2012, 2017, 2018, 2019</td>
</tr>
<tr>
<td>Python</td>
<td>Programming language</td>
<td>Compressive-sensing GS</td>
<td>2019</td>
</tr>
</tbody>
</table>
The disadvantages are also apparent. CPUs are optimized for sequential operations and consequently, full parallelism cannot be achieved. Although state-of-the-art CPUs at the time of writing feature a higher level of parallelism than older CPUs, with tens of cores being available in a single package, this pales in comparison to the massively parallel architectures of GPUs and FPGAs, which feature thousands of parallel execution units. Moreover, the software libraries and APIs to support parallelism, such as OpenMP, which help shorten the developing time needed for multithread and multiprocessing applications, exist but require an advanced level of skills to utilize effectively.

2.4 Reported Work Using CPUs

Most of the reported work covering CPU-based applications are for either algorithm developments or, more commonly, for establishing baselines for cross-platform performance comparisons.

The most common method to optimize the performance of hologram generation using a computer is to combine both CPUs and GPUs together.

Shimobaba et al. reported on the development of a C++ library CWO++, which is used for diffraction calculations. This library has been developed to run on both CPU (CWO class) and GPU (GWO class, GPU-based wave optics), and has been used in various algorithm developments.

We aim not to thoroughly review the work that reports on CPU-based platform performance, as in the majority of cases the CPU results are used to provide a baseline performance reference. However, the baselines are subsequently encountered in many throughout the survey.

2.5 Summary of CPUs

Contemporary CPUs offer insufficient performance for “real-time” CGH, and hence it is not recommended to build a real-time holographic system based solely on them. Moreover, the ready availability of hardware accelerators, such as GPUs and FPGAs, provides further rationale for hologram generation algorithms not to be implemented purely on a CPU-only platform.

Algorithm developments in the initial phase, however, are one exception for purely CPU simulations and implementations, e.g., with MATLAB and Simulink, in order to significantly cut down the development time and improve the efficiency of research outputs. Moreover, this approach also encourages collaboration, lowering the skills and knowledge barriers for other research groups to replicate and improve the corresponding algorithms.

3 Graphics Processing Units

In both academia and industry, GPUs, being the dedicated graphics accelerators, have gained much attention since their introduction in the late 1990s. Through the use of parallel operations, these accelerators maximize the performance of image- and video-related applications.

Benefiting from economics of scale, GPU products are cost-effective and readily available. High-end products with a large count of processing units that perform parallel half (16-bit), single (32-bit) and double (64-bit) precision floating point operations in parallel are eminently suitable for image and video processing applications. The introduction of compute unified device architecture (CUDA) by NVIDIA in 2007 further extends the ease of development and shortens the implementation as well as transplantation time. Due to their strong parallel performance and well-supported development environment, GPUs are one of the most effective hardware accelerators available on the market.

Traditionally, GPUs have been dedicated to graphics rendering. However, throughout years of development, which have brought forth increases in computational power, contemporary GPUs are encroaching upon application domains that formerly belonged to high-end high-power CPUs. These GPUs are regarded as general-purpose graphics processing units (GPGPUs). Nonspecialized calculations, such as machine learning computations, scientific computations, heavy image/video editing, and encryption/decryption, have been taken over by the use of
GPGPUs based on their merits of having massive parallelism and large processing core counts as opposed to the traditional CPUs.

Two vendors, NVIDIA and AMD, are major players in the graphics processing industry. Intel, with the recent development of its own GPU hardware, makes it another major producer of GPUs. However, based on the past lines of work, we will mainly focus on the NVIDIA GPU families since they are the most popular hardware platform used in the CGH and image processing community.53

3.1 Parallelism in GPUs

Architecturally, a GPU is significantly different from a CPU. The major difference being that GPUs exploit massive parallelism at the hardware level. A single mainstream contemporary GPU incorporates thousands of dedicated processor cores, whereas even the highest-end CPUs typically contain less than 24 cores.54 It is this inherent parallelism that provides high-performance computation capability for highly parallel problem spaces.

3.2 GPU Performance Trends

Over the years, NVIDIA brought out a range of core microarchitectures in their GPU series, targeting both the professional high-performance uses as well as individual consumer level applications. The last decade has seen a large increase in the performance capability of GPUs, as summarized in Table 2.56,55 While the rated power consumption has remained relatively constant (at around 200 to 300 W), we have seen a significant increase in processing power. Ever since Fermi was regarded as “the first complete GPU computing architecture,”57 10 years has seen NVIDIA working on incorporating advanced shaders, hardware ray tracing, and many high-performance functionalities, with larger and faster processing capability and speed for not only graphics rendering but more general-purpose usages.58 Consider the floating-point operations per second (FLOPS) performance of a top-end GPU. Between 2008 and 2018, the performance increased from 432 GFLOPS to 16,312 GFLOPS, an improvement of more than $37 \times$.

GPU designs vary between different microarchitectures and production families. Figure 5 shows a typical structural overview of an NVIDIA GPU with numerous streaming multiprocessors consisting of shared memories, L1/L2 caches, CUDA cores, arithmetic units (e.g., double

<table>
<thead>
<tr>
<th>Model</th>
<th>Year of launch</th>
<th>Microarchitecture</th>
<th>Transistors (million)</th>
<th>Fab (nm)</th>
<th>GFLOPS</th>
<th>TDP (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>GTX</td>
<td>2008</td>
<td>Tesla</td>
<td>754</td>
<td>65/55</td>
<td>432</td>
<td>140</td>
</tr>
<tr>
<td>GTX 295</td>
<td>2009</td>
<td>Tesla</td>
<td>$2 \times 1400$</td>
<td>55</td>
<td>1192.3</td>
<td>289</td>
</tr>
<tr>
<td>GTX 480</td>
<td>2010</td>
<td>Fermi</td>
<td>3000</td>
<td>40</td>
<td>1344.96 (SP)</td>
<td>250</td>
</tr>
<tr>
<td>GTX 590</td>
<td>2011</td>
<td>Fermi</td>
<td>$2 \times 3000$</td>
<td>40</td>
<td>2488.3 (SP)</td>
<td>365</td>
</tr>
<tr>
<td>GTX 690</td>
<td>2012</td>
<td>Kepler</td>
<td>$2 \times 3540$</td>
<td>28</td>
<td>$2 \times 2810.88$ (SP)</td>
<td>300</td>
</tr>
<tr>
<td>GTX TITAN</td>
<td>2013</td>
<td>Kepler</td>
<td>7080</td>
<td>28</td>
<td>4499.7 (SP)</td>
<td>230</td>
</tr>
<tr>
<td>GTX TITAN Z</td>
<td>2014</td>
<td>Kepler</td>
<td>$2 \times 7080$</td>
<td>28</td>
<td>8121.6 (SP)</td>
<td>375</td>
</tr>
<tr>
<td>GTX TITAN X</td>
<td>2015</td>
<td>Maxwell</td>
<td>8000</td>
<td>28</td>
<td>6604.8 (SP)</td>
<td>250</td>
</tr>
<tr>
<td>GTX TITAN X 2</td>
<td>2016</td>
<td>Pascal</td>
<td>12,000</td>
<td>16</td>
<td>10974.2 (SP)</td>
<td>250</td>
</tr>
<tr>
<td>GTX TITAN V</td>
<td>2017</td>
<td>Volta</td>
<td>21,100</td>
<td>12</td>
<td>14899.2 (SP)</td>
<td>250</td>
</tr>
<tr>
<td>GTX TITAN RTX</td>
<td>2018</td>
<td>Turing</td>
<td>18,600</td>
<td>12</td>
<td>16312.32 (SP)</td>
<td>280</td>
</tr>
</tbody>
</table>
precision unit), load/store units, etc. This architectural setup reveals the high level of inherent hardware parallelism within modern GPU devices.

3.3 Available Tools and Utilities for GPUs

Two utilities are widely used: CUDA platform and open computing language (OpenCL) framework.

In 2007, a parallel computing platform and API model, CUDA, was released by NVIDIA. Prior to the introduction of CUDA, graphics and GPU programming skills for use in tools, such as Direct3D, DirectX, and OpenGL, with a good understanding of high-level shader language (HLSL) were required in order to take advantage of the high computational performance of graphics cards. CUDA, however, only required standard C/C++ or Fortran programming language skills as the bare minimum.

As of the writing of this review, CUDA has iterated to its tenth generation (10.1) and comes with both compile-time and run-time libraries. In particular, the CUDA FFT library enables high-performance FFT and inverse FFT computations similar to the FFTW library. Other useful libraries provided include, but are not limited to a basic linear algebra subroutine library, cuBLAS, useful for linear algebraic operations; a random number generation library, cuRAND, useful for random phase generations; and a parallel algorithms and data structures library, Thrust, to accelerate operations, such as sum and average, as well as boundary (maximum and minimum) search algorithms in parallel.

Developing programs over CUDA is straightforward with the support of a modified C programming language dedicated to the CUDA framework.

Additionally, vendors, such as NVIDIA and AMD, have provided full support and have released the implementations of OpenCL for their GPUs. OpenCL is a framework with low-level APIs for cross-platform computing. Developers can use the provided APIs from OpenCL to write programs that run across CPUs, GPUs, etc., with C programming language. However, it is worth noting that a study (not related to holography) conducted by Memeti et al. in 2017 suggested that CUDA outperforms OpenCL in terms of productivity, requiring two times less programming effort for a specific benchmark suite.
MATLAB, in the meantime, provides a parallel computing toolbox for GPU computing. Despite some limitations, it is argued that combining both CUDA kernels and MATLAB support (using the parallel computing toolbox) can further improve and smooth the programming process. No knowledge in CUDA is needed while exploiting the parallel computing capabilities for CGH-related computation speed-ups.

3.4 Advantages and Disadvantages of Using GPUs

GPUs are used for accelerating the processing of images and videos at birth. The hardware architectures are specially designed for this purpose by highly optimizing the parallel characteristics in both hardware and software.

The key advantage of GPGPUs is that they can be programmed using high-level programming languages, such as C/C++, making code development and corresponding debug processes faster and easier than in other platforms, such as FPGAs.

As shown in Table 2, one of the major disadvantages of using GPUs for algorithm implementation is their high power consumption. The thermal design power, which is the maximum amount of heat generated by the chip during operation and which serves as a basic indicator of power consumption, is typically around 200 to 300 W.

A good understanding of GPU microarchitectures and, in particular, memory management is required for speed optimization, although dedicated utilities tend to offer modest support for managing the memory.

More importantly, most of the GPUs cannot work as a standalone platform. A system incorporating CPUs and other essential hardware devices tends to create limits on data throughput during read, fetch, and write operations and would increase the overall power consumption. Additionally, this level of integration introduces a data transfer bottleneck, which downgrades the overall performance of the platform. The speed for data transfers between the host PC and the GPU or GPU cluster would even slow down when the implementation has not been properly optimized.

3.5 Development Time Using GPUs

The use of CUDA makes GPU implementations simpler. The majority of the development time will be spent on software coding using C/C++ programming language.

The major difficulty in the development of GPU hologram generation application is to optimize the codes for the potentially high-throughput and heavy computational requirements. This requires a good understanding of the GPU architectures as well as hardware and software optimization techniques. However, since most of the fast algorithms implemented, such as in Refs. 45, 63–65, require less sophisticated operations, the optimization can be based purely on increasing the data throughput and improving the computational power with parallel processing.

3.6 Reported Work Using GPUs

Lucente and Galyean demonstrated the first published result of CGH generation using a computer graphics workstation. The achieved performance was calculated using eight 128 × 60 pixels full-color images, which leads to a replay field of a 3D object with different viewing angles. At that time, the calculation time of 2 s over the graphics workstation was 100 times faster than a conventional computer.

Later, in 2003, Petz and Magnor used an NVIDIA Geforce 4600Ti to generate the interference fringes for holograms. In their work, the authors assessed both the GPU performance and the computational time dependency based on the resolution of holograms. For an object that contains 1024 light source points, it takes 0.96 and 3.86 s to calculate the corresponding holograms of the resolutions of 512 × 512 and 1024 × 1024, respectively.

Before the introduction of CUDA, the graphical API OpenGL was used to compute holograms, as was reported in 2006 and 2009. However, the performance was not promising. Additionally, a real-time reconstruction system for an 800 × 600 64-point based 3D object
Table 3 A summary of CGH implemented on GPUs since 2008.

<table>
<thead>
<tr>
<th>Project and application (year)</th>
<th>Implemented algorithm</th>
<th>Hardware model (GFLOPS SP based on Ref. 55)</th>
<th>Performance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Holographic optical tweezers and 4π-microscopy (2008)</td>
<td>Gerchberg-Saxton algorithm</td>
<td>Geforce 8800 GTX (345.6) and 8800 GTS (416)</td>
<td>One GS loop at 512 × 512 in 16.5 ms</td>
</tr>
<tr>
<td>Data-parallel computing for point cloud (2009)</td>
<td>Nonuniform sampling, common visibility group (CVG) approximation</td>
<td>Geforce 9800 GX2 (2 × 384)</td>
<td>Nonuniform 7592 points in 10.3 s, CVG in 5.07 s</td>
</tr>
<tr>
<td>Depth buffer rasterization for 3D display (2009)</td>
<td>Ray tracing algorithm with precomputed look-up tables</td>
<td>Geforce 8800 GT (336)</td>
<td>266 sampling rays with 12 quads in 1.37 s</td>
</tr>
<tr>
<td>Color reconstruction system with GPU (2009)</td>
<td>1000-point based</td>
<td>Geforce GTX280 (622)</td>
<td>1400 × 1050 in 31 ms</td>
</tr>
<tr>
<td>Fast CGH using S-LUT (2009)</td>
<td>Split look-up tables</td>
<td>GTX 285 (708.48)</td>
<td>700× faster than LUT on Intel Core i7 965 for object point larger than 40 k</td>
</tr>
<tr>
<td>Ray-tracing (as the baseline reference) using GWO library</td>
<td>Ray-tracing algorithm</td>
<td>GTX 260 (~550)</td>
<td>48,277 points 3D object in 1380 ms</td>
</tr>
<tr>
<td>Real-time CGH using multiple GPUs (2010)</td>
<td>1000-point based</td>
<td>3xGTX 285 (708.48 per GPU)</td>
<td>1000 points per color at 22 FPS</td>
</tr>
<tr>
<td>CGH with AMD (2010)</td>
<td>1024-point based</td>
<td>AMD RV870 (unknown) comparing NVIDIA GTX 260 (~550)</td>
<td>1920 × 1024 in 31 ms</td>
</tr>
<tr>
<td>GPU acceleration using SA (2010)</td>
<td>SA</td>
<td>NVIDIA GTX 260 (~550)</td>
<td>Performance improvement of more an order of magnitude compared to using CPU only</td>
</tr>
<tr>
<td>Holographic optical tweezers algorithm implementation (2010)</td>
<td>Superposition algorithm, weighted Gerchberg–Saxton algorithm</td>
<td>GTX 260 (~550)</td>
<td>350× (SR) and 45× (GSW) faster than Intel Pentium D</td>
</tr>
<tr>
<td>Interpolated wavefront-recording plane (2011)</td>
<td>Interpolated wavefront-recording plane (IWRP) approach</td>
<td>GTX 580 (1581.1)</td>
<td>2048 × 2048 in 25 ms</td>
</tr>
<tr>
<td>CWO++ library performance benchmark (2012)</td>
<td>Gerchberg–Saxton algorithm</td>
<td>GTX 480M (518.4), GTX 295 (1 chip, ~600), GTX 580 (1581.1)</td>
<td>2048 × 2048 Two magnitudes faster than an Intel Core i7 740QM</td>
</tr>
<tr>
<td>Project and application (year)</td>
<td>Implemented algorithm</td>
<td>Hardware model (GFLOPS SP based on Ref. 55)</td>
<td>Performance</td>
</tr>
<tr>
<td>-------------------------------</td>
<td>-----------------------</td>
<td>---------------------------------</td>
<td>-------------</td>
</tr>
<tr>
<td>GPU cluster for divided CGH (2012)</td>
<td>Optimized 2048-point based</td>
<td>12×GTX 480 (1344.96 per GPU)</td>
<td>6400 × 3072 in 55 ms</td>
</tr>
<tr>
<td>GPU cluster for distributed hologram computation (2013)</td>
<td>Split look-up table</td>
<td>9×GTX 590 (2488.3 per GPU) and 14×Quadro 5000 (722.3 per GPU)</td>
<td>A computation cluster with 32.5 TFLOPS computing power</td>
</tr>
<tr>
<td>Binary detour-phase holograms (2013)</td>
<td>Binary detour-phase method</td>
<td>NVIDIA TESLA C2050 (1030.4)</td>
<td>35× to 53× speedup computed to AMD Phenom 9850 CPU</td>
</tr>
<tr>
<td>Localized error diffusion and redistribution (2014)</td>
<td>Localized error diffusion and redistribution (LERDR) algorithm</td>
<td>GTX 590 (2488.3)</td>
<td>2048 × 2048 in 6 ms</td>
</tr>
<tr>
<td>3D binary CGH (2014, 2015)</td>
<td>Precalculated triangular mesh</td>
<td>GTX 770 (3213.3)</td>
<td>Performance is better than point-based methods but slower than triangle-based algorithm</td>
</tr>
<tr>
<td>3D object tracking mask-based novel-look-up-table (2015)</td>
<td>OTM-NLUT</td>
<td>3× GTX TITAN (4499.7)</td>
<td>31.1 FPS of Fresnel CGH patterns</td>
</tr>
<tr>
<td>Fourier hologram benchmarking (2015)</td>
<td>Kinoform, detour phase, Lee and Burckhardt methods</td>
<td>NVIDIA TESLA C2050 (1030.4)</td>
<td>Speed-up of up to 68× compared to AMD Phenom 9850 CPU</td>
</tr>
<tr>
<td>Fast occlusion processing (2016)</td>
<td>Point-source and wave-field hybrid</td>
<td>GTX 780Ti (5045.7)</td>
<td>1024 layers with 6.7 million points 21.28 ms</td>
</tr>
<tr>
<td>GPU for block-based parallel processing (2018)</td>
<td>10K-point based</td>
<td>GTX 1080Ti (11339.7)</td>
<td>1024 × 1024 in 18.7 ms</td>
</tr>
<tr>
<td>Photorealistic CGH benchmark (2018)</td>
<td>Backward ray-tracing and wavefront-recording planes (WRPs)</td>
<td>Quadro M5000 (4300.8)</td>
<td>1920 × 1080 in 20 ms</td>
</tr>
<tr>
<td>Real-time color holographic reconstruction (2020)</td>
<td>Point cloud based</td>
<td>13×GTX TITAN X (8000)</td>
<td>1920 × 1080 RGB + alpha coloured at 38.31 FPS</td>
</tr>
</tbody>
</table>
CGH was reported in 2006 using HLSL and DirectX API, achieving a calculation speed 47× faster than a Pentium 4 CPU.59

The use of OpenCL for parallel computing to generate holograms with an AMD HD5000 was reported by Shimobaba et al. in 2010.69

Since the release of CUDA, there has been a surging interest in the generation of computer holograms utilizing the full credibility and computational power of GPUs.

The GPU microarchitectures have changed remarkably throughout the past decade, and the increased computational power produced an improvement of at least 10 times. This performance improvement can also be seen in the reported literature.

Shiraki et al.70 in 2009 reported a 1000 point light source (3D object) real-time holographic video generation system using an NVIDIA GTX 280 utilizing Tesla microarchitecture. The generated hologram resolution was 1400 × 1050 pixels. The performance was later surpassed by the introduction of GTX 1080Ti with Pascal microarchitecture in 2018.71 The system reported by Kim et al. can produce real-time high definition holographic generation and projection using 10,000 points of light, a 10 times increment in terms of object-point counts than that of the system reported in Ref. 70.

Table 3 provides a summary of some of the hardware implementations using different hologram generation algorithms in recent literature.

### 3.7 Summary of GPUs

Traditionally, GPU vendors design their line of products in order to carry out single-precision floating point operations effectively.82 Throughout the years, these vendors have worked to redesign their products to allow for the use of half-precision numbers and fixed points.

GPUs are by design powerful single- and double-precision floating point hardware accelerators, recent trends have led to the use of half-precision and fixed-point arithmetic, which further enhanced the computational speed while making a trade-off in terms of precision.

Due to the hardware and manufacturing constraints, the number of streaming (CUDA) cores that can be embedded within a single GPU is limited. Therefore, in order to speed up the hologram generation process, one practical solution is to form a GPU cluster using multiple GPUs. This can be done either in a single stand-alone system74 or over a dedicated network.44

In general, GPU offers a strong candidate for CGH systems.

### 4 Field Programmable Gate Arrays

FPGAs are highly configurable integrated circuits capable of being reprogrammed by designers after manufacturing. This degree of flexibility enables designers users to implement logical hardware designs during their product’s development stage and to assess performance before the fabrication of expensive ASICs.

The three traditional vendors in this field are Intel, Xilinx, and Lattice. However, the growth of the market has seen additional vendors arise, such as GOWIN semiconductors. The cost for a single FPGA chip ranges from several dollars at the low-end to tens of thousands of dollars depending on the performance and hardware requirements as well as the market capability.

As shown in Fig. 6, a typical FPGA architecture consists of the following five fundamental elements:\82,83

1. Functional unit: A fundamental programmable cell that implements both combinational and sequential circuits. Depending on the vendors, these logic cells have been given different names, e.g., Intel names these cells as logic array blocks, whereas Xilinx calls them configuration logic blocks.
2. Interconnect fabric: A mesh of programmable wires to establish the signal connections between functional units and inputs/outputs (I/Os).
3. Configuration memory blocks: A portion of on-board memory, which stores the synthesized bitstream contents for the use of programming the functional units and fabrics.
4. I/O interfaces: General purpose inputs and outputs connect the signal from the integrated circuit to physical peripherals and I/O pins.

5. Digital signal processing blocks: Recent FPGAs incorporate dedicated “hard” digital signal processing blocks that support various precisions, either fixed-point or floating-point, accumulations and multiplications to further boost the performance of FPGA-based implementations.

The implementation of a functional unit is vendor specific. The units in Xilinx and Intel FPGA products are SRAM-based, whereas those from the lattice semiconductors are based on EEPROMs. Note that this can make it challenging to compare two FPGAs from different vendors; a fact that should be kept in mind when assessing FPGA performance.

Given their dominance of high-performance FPGA product families, we will mainly focus on FPGA products from Intel and Xilinx, and provide a comprehensive review based on their product families.

Both Intel and Xilinx provide intellectual property (IP) cores that are programmable-hardware implementations of application-specific peripherals and algorithms. These are optimized for a given product line and should be used where possible to expedite development time and boost performance.

4.1 Highly Configurable Hardware Platform

The key strength of FPGAs is its highly configurable and hardware-programmable nature. The applications can be developed using computer-based hardware description languages (HDLs), such as Verilog/SystemVerilog, VHDL, etc. These language-based designs are portable and usually independent of technology, with the exception of applying IP cores and other chip-specific configurations. The designers are able to repeatedly program and reconfigure a given chip to affect changes at the hardware level and reuse designs across different FPGA chips that are normally from the same vendor.

The ability for FPGAs to support HDLs provides a significant benefit in that almost all on-chip cells are highly configurable and can be used to synthesize any possible hardware implementations as long as the designs can potentially be fitted into the available logic cells and hardware units.
4.2 Implementations Based on Fixed and Floating Point

Since FPGA platforms are highly reconfigurable, the use of either fixed point or floating-point arithmetic becomes one of the most important design considerations. According to a report produced by Xilinx, FPGA applications will benefit from the conversion from floating-point to fixed-point arithmetic for certain applications requiring less power but higher speed.

Floating-point precision typically includes IEEE 754 half-precision (16-bit), single-precision (32-bit), and double-precision (64-bit) configurations, whereas fixed points are more flexible and usually range from several bits to 32-bit in width.

Devices, such as GPUs, which are used in computationally heavy applications, have traditionally been designed architecturally so that they are more efficient when supporting floating-point operations. When implemented on FPGAs at the hardware level, however, conventional floating-point operations, e.g., based on GPUs or CPUs, are slower than fixed point alternatives. This is due to the need and difficulty, which arises when controlling the mantissa and exponents of IEEE 754 floating points during the calculations.

4.3 Available Tools and Utilities for FPGAs

FPGA vendors typically provide their own proprietary tools. Intel’s Quartus Prime is widely used among the community to facilitate development for Intel-based FPGAs. As for those devices offered by Xilinx, there are development tools, such as the Vivado design suite, which has replaced the Xilinx integrated synthesis environment (ISE).

ModelSim is a functional simulation software package from Mentor Graphics. It can be used independently to simulate hardware based on HDL descriptions as well as being compatible with Intel Quartus Prime, Xilinx ISE, and Vivado.

In addition, many hardware implementations use IP cores provided by the vendors to perform certain operations on FPGAs.

Due to their unique nature, the FPGA development process is very distinct from traditional CPUs and GPUs. A simplified overview is summarized as follows:

1. Design specification and partition: These two initial steps set up the entry point for the design.
2. Simulation and functional verification: This verification step tests the functionality of a compiled design using a user-specified testbench file.
3. Design integration and verification: This step integrates all partitioned modules into one large system (Table 4).
4. Presynthesis sign-off: At this stage, all the known functional errors should have been eliminated.
5. Synthesis and implementation: Translates the HDL syntax and contents to an optimal Boolean description that maps the selected FPGA chip. The language synthesis tool will also remove redundant logic from the design if optimization is selected.
6. Configuration bitstream download: The development tool will map the synthesized HDL to the selected chip and configure the logic unit blocks.
7. Prototype functional testing and verification: At this stage, the design is tested on hardware to prove its functionality.
8. Final sign-off: All constraints should at this stage be satisfied and errors eliminated via hardware and simulation debugging before the final chip production.

4.4 Development Time Using FPGAs

Generally, depending on the level of hardware complexity and the use of IP cores, the development time might vary. For example, reported by Sugie et al., the group took over 3 years to develop and implement their algorithms into a custom-made bespoke FPGA platform consisting of eight high-end FPGA chips.

The average development time for a project based on FPGA hardware implementations will typically be significantly longer than an equivalent CPU or GPU project. Although not being reported for CGH applications, a study conducted in 2012 estimated that developing algorithms...
Table 4  Tools and utilities reported for FPGA implementations in recent years.

<table>
<thead>
<tr>
<th>Name</th>
<th>Category</th>
<th>Appearance</th>
<th>Year</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel Quartus</td>
<td>Design tools</td>
<td>85</td>
<td>2001</td>
</tr>
<tr>
<td></td>
<td></td>
<td>86</td>
<td>2002</td>
</tr>
<tr>
<td></td>
<td></td>
<td>87</td>
<td>2011</td>
</tr>
<tr>
<td></td>
<td></td>
<td>88</td>
<td>2012</td>
</tr>
<tr>
<td></td>
<td></td>
<td>89</td>
<td>2015</td>
</tr>
<tr>
<td>Max+Plus II</td>
<td>Legacy design tool</td>
<td>86</td>
<td>2002</td>
</tr>
<tr>
<td>Xilinx Vivado</td>
<td>Design tool</td>
<td>90</td>
<td>2019</td>
</tr>
<tr>
<td>ISE</td>
<td>Design tool</td>
<td>91</td>
<td>2011</td>
</tr>
<tr>
<td>DisplayPort IP</td>
<td>IP-core for DisplayPort</td>
<td>90</td>
<td>2019</td>
</tr>
<tr>
<td>MIG IP</td>
<td>IP-core for memory interface</td>
<td>90</td>
<td>2019</td>
</tr>
<tr>
<td>AXI interconnect</td>
<td>IP-core for AXI4</td>
<td>90</td>
<td>2019</td>
</tr>
<tr>
<td>Others ModelSim</td>
<td>Simulation tool</td>
<td>87</td>
<td>2011</td>
</tr>
<tr>
<td></td>
<td></td>
<td>88</td>
<td>2012</td>
</tr>
<tr>
<td></td>
<td></td>
<td>89</td>
<td>2015</td>
</tr>
<tr>
<td>Verilog</td>
<td>HDL language</td>
<td>91</td>
<td>2011</td>
</tr>
<tr>
<td></td>
<td></td>
<td>88</td>
<td>2012</td>
</tr>
<tr>
<td></td>
<td></td>
<td>89</td>
<td>2015</td>
</tr>
<tr>
<td>VHDL</td>
<td>HDL language</td>
<td>92</td>
<td>2010</td>
</tr>
<tr>
<td></td>
<td></td>
<td>87</td>
<td>2011</td>
</tr>
</tbody>
</table>

on a GPU-based hardware platform for dense optical flow, stereo, and local image extraction features takes ∼2 months for one full-time postdoctoral employee, whereas developing the same algorithms and functionalities over an FPGA platform will likely take 12 months for two postdoctoral employees. Overall, the development time for FPGA-based applications is likely to take longer than the equivalent for an algorithm to be implemented on a GPU platform.

4.5 Advantages and Disadvantages of Using FPGAs

One of the merits of FPGA implementation is the potential to migrate a given FPGA register-transfer level (RTL) design into ASICs. ASICs are dedicated chipsets specifically designed for a certain application. They are inflexible and require significant one-off tooling costs; once designed, they represent an optimal combination of performance, power, and cost for a given hardware accelerator. The performance can be optimized for the generation of computer holograms with the use of ASIC technology. A recent work in 2017 demonstrated that an FPGA-based implementation can be migrated into a very-large-scale integration (VLSI) without the need for vast modifications.

The potential for high performance at moderate power consumption along with the ability to migrate a given design to an ASIC provides a strong argument for the use of FPGAs in CGH applications.
As pointed out in Sec. 4.4, the most significant drawback for FPGA implementation is the relatively long development time. FPGA-based hologram generation projects often require years of work by a group of researchers. Moreover, the required knowledge in terms of understanding of hardware architecture and FPGA technology for the developers sets up a high entry barrier.

4.6 Reported Work Using FPGAs

Table 5 summarizes recent implementations on FPGA platforms. Most of the hardware models used in the lines of work are high-end FPGAs from Xilinx.

Holographic reconstruction (HORN) computers, which have been in active development by Ito et al. since 1992, have provided the research community with many insights into the field of CGH hardware implementation, notably the use of FPGAs for real-time hologram generation. So far, there are, in total, eight generations of devices being produced by this group, ranging from low-speed devices to high-speed special-purpose computers. The first four generations of HORN use DSP or small-scale FPGA chips for real-time computation tasks. The later four generations of devices consist of large-scale FPGA chips embedded on delicate custom printed circuit boards. The latest product within this line of work is HORN-8, which comprises seven powerful FPGA chips for calculation and one FPGA chip for communication. As reported in Refs. 50 and 93, the HORN-8 special computer can generate a hologram for a 3D object of 10,000 points within 0.019 s with a peak performance of 0.5 tera floating-point operations per second (TFLOPS) running at a 0.25 GHz clock cycle. At the time of writing, the team’s outlook is to further develop an ASIC design based on the HORN-8 structure.

Seo et al. proposed a hardware architecture based on pixel-by-pixel calculation scheme. In this line of work, the authors efficiently reduced the number of memory accesses by utilizing the pixel-by-pixel method, which is different from the conventional light source-by-source calculation method. The authors also demonstrated a VLSI chip, based on the proposed FPGA architecture. The work reported by Seo et al. demonstrated that it is relatively simple to migrate an FPGA system into an ASIC design.

4.7 Summary of FPGAs

Benefiting from its highly configurable architecture, FPGAs are to date the most flexible hardware accelerators for use in hologram generation applications. The required calculations in hologram generation algorithms can take advantage of the high degree of parallelism within an FPGA chip. However, the development time to implement optimized algorithms on FPGAs is typically significant and requires an advanced skill set of HDLs, digital logic design, and hardware architecture, skills not typically present in traditional optics groups researching holography.

5 Review of other Available Hardware Platforms

In parallel to research on hardware implementations using hardware accelerators, such as GPUs and FPGAs, there have been several attempts to implement holographic generation algorithms within other existing platforms. This section aims to review some of the candidates.

5.1 Digital Signal Processors

DSPs are dedicated hardware platforms for signal processing applications. The microprocessors have architectures that are tuned for analog and digital signal processing tasks with the ability to support single instruction multiple data (SIMD).

Nishikawa et al. reported the use of a DSP to generate holographic images in the late 1990s. A multi-DSP system consisting of 3 × 4 i860 DSPs was proposed to generate 3D objects for the application. The 3D object consists of 200 points and is 640 × 480 pixels in size. The multi-DSP system takes 68 s to generate the object as opposed to a reference workstation (SPARCstation 10), which generates the object in 291 s.
Table 5 A summary of CGH implemented on FPGAs since 2008.

<table>
<thead>
<tr>
<th>Project and application (year)</th>
<th>Implemented algorithm</th>
<th>Hardware model</th>
<th>Pixel size and performance</th>
</tr>
</thead>
<tbody>
<tr>
<td>HORN 5 2-dimensional FFT (2008)</td>
<td>Phase computation by addition, point-cloud</td>
<td>4×Xilinx XC2VP70 and 1×XC2V1000</td>
<td>3D image with 10,000 points at 30 FPS</td>
</tr>
<tr>
<td>HORN 6 (2009)</td>
<td>Phase computation by addition, point-cloud</td>
<td>A 16-board cluster each containing 4×Xilinx XC2VP70 and 1× XC2V1000</td>
<td>67.9 ms per hologram</td>
</tr>
<tr>
<td>Realtime hologram generation (2010)</td>
<td>40,000 point light sources</td>
<td>Xilinx XC2VP70</td>
<td>1408 × 1050 in 9.3 ms</td>
</tr>
<tr>
<td>Cell-based hardware architecture (2011)</td>
<td>Point light source</td>
<td>Altera (no specific model no.)</td>
<td>1408 × 1050 in 15.8 ms</td>
</tr>
<tr>
<td>One-step phase-retrieval (2011)</td>
<td>OSPR</td>
<td>Xilinx Virtex-4 SX35</td>
<td>512 × 512 in 0.9 ms</td>
</tr>
<tr>
<td>Pixel-by-pixel hardware simulation (2012)</td>
<td>Pixel by pixel and parallel schemes</td>
<td>Altera simulation</td>
<td>Performance not measured in physical hardware implementation</td>
</tr>
<tr>
<td>HORN 7 (2012, 2013)</td>
<td>Phase computation by addition, point-cloud</td>
<td>Xilinx Virtex-6 ML605</td>
<td>2 million pixels of 16,000 points in 0.4 s</td>
</tr>
<tr>
<td>Full analytical Fraunhofer CGH (2015)</td>
<td>Polygon based</td>
<td>Altera Cyclone IV EP4CE115</td>
<td>800 × 600 in 9.6 ms</td>
</tr>
<tr>
<td>HORN 8 (2018)</td>
<td>Amplitude modulation, phase modulation point-cloud</td>
<td>7×Xilinx Virtex5 XC5VLX110 and 1×XC5VLX30T</td>
<td>An effective speed equivalent to 0.5 PFLOPS, 1920 × 1080 65000 points at 8.3 FPS</td>
</tr>
<tr>
<td>Clustered HORN 8 (2018)</td>
<td>Spatiotemporal division point-cloud</td>
<td>8× HORN 8 boards</td>
<td>1920 × 1080 65,000 points at 63 FPS</td>
</tr>
</tbody>
</table>
The most recent work was reported by Oi et al.\textsuperscript{109} Twenty TMS320C6727 DSPs running floating-point arithmetic was used to form the DSP block in the proposed system. These DSPs were dedicated to the conversion of integral photography images to holograms in the Fresnel diffraction domain. With a $1.5 \times$ redundancy design, a real-time performance of 50 FPS was achieved.

The current highest-end DSP products are those from Analog Devices and Texas Instruments. ATI TMS320C6678 eight-core floating-point DSP runs at a clock rate of 1 GHz to 1.4 GHz, with a maximum computational performance of 20 GFLOPS per core for single-precision floating-point operations.\textsuperscript{110} It is unlikely that these DSPs will be capable of performing complicated hologram generation algorithms due to the hardware specifications and limited computational power. However, it is still worthwhile to regard DSP as a valuable candidate to implement less complicated algorithms due to their low power profile and ease of programming. DSPs are typically programmed using C language and assemblies. The toolchain support is considered mature and time-proven, further minimizing the development time and difficulty.\textsuperscript{53}

### 5.2 Xeon Phi Coprocessor and ClearSpeed Accelerator Board

Xeon Phi is a family of coprocessors with x86 manycore architecture designed and produced by Intel.\textsuperscript{111} It is to-date one of the few fairly powerful many-core coprocessors that are intended for use in hardware acceleration applications.\textsuperscript{112} This line of products supports the use of OpenMP.\textsuperscript{113} As was introduced in Sec. 2.2, OpenMP is an API that is optimized for shared memory multiprocessing programming and exploits multithread parallelism.

Murano et al. in 2014 reported on the use of a Xeon Phi coprocessor unit (Xeon Phi 5110P) for computer hologram generation.\textsuperscript{114} The authors used the Intel MKL for the calculation of FFTs along with the OpenMP functionalities to make use of the available cores present in the coprocessor. Their results show that in all their test cases, GPU outperforms the Xeon Phi accelerator by a significant margin. However, when using Xeon Phi coprocessor, the amount of existing code that needs to be rewritten in order to port software-based algorithms into the hardware accelerator, as compared to that in the GPU case, can be minimized.

Another hardware acceleration board, ClearSpeed Advance Dual CSX600, was demonstrated in 2009.\textsuperscript{115} The authors were able to speed up the point cloud hologram calculation 56x faster than an Intel Xeon CPU performing calculation in single core. Unfortunately, as of the writing of this survey, the production of ClearSpeed accelerator boards is no longer active.

### 5.3 System-on-Chip Hybrid CPU and FPGA

There is a growing need for hologram generation systems to become compact and low in power consumption. A trend toward system-on-chip (SoC) utilizing the heterogeneous system architecture (HSA) has been rapidly growing over the years. The general idea behind SoC is to incorporate different devices and peripherals on a single chip to reduce the overall die area and to minimize power consumption.\textsuperscript{116} One hybrid product is to have both FPGA and microprocessors or CPUs onboard one chip. A further discussion is present in Sec. 6.5.

In one of the most recent studies conducted by Yamamoto et al., the authors developed a compact holographic computer using a Xilinx Zynq UltraScale+ MPSoC consisting of an ARM CPU and an FPGA on one single chip.\textsuperscript{117} The reported system was able to reproduce $1920 \times 1080$ pixels 3D video at a rate of 15 frames/s.\textsuperscript{117} They also compared the result to the performance of a Jetson TX1 platform,\textsuperscript{118} the calculation time of $1920 \times 1080$ pixels with 6500 points on the SoC platform took 0.066 s, whereas the Jetson TX1 took 1.294 s.

The development time for these SoC hardware implementations would be even longer than that of pure FPGA developments since the incorporation of both CPU, which requires multi-thread programming, and FPGA, which uses HDLs, adds another level of complexity when highly optimized codes and algorithms are needed. However, the power efficiency, die area, and package size scale-down can bring about other benefits that mitigate the increased programming workload.
6 Discussion

As shown in Fig. 7, most of the reported work included in this survey implemented algorithms using GPU platforms, totaling 24 papers, as compared to other accelerator platforms between 2008 and 2020. FPGA-based systems are popular as well, reaching up to 16 published papers. In particular, the line of work exemplified by the HORN group exploits the potential of FPGA parallelism for fast hologram generation.

There are also a number of research papers implementing algorithms with CPUs only, however, as discussed in Sec. 2.1, most of them tend to focus on the development of novel algorithms and choose a PC platform without hardware accelerators as a means of algorithm evaluation and verification.

It is worth noting that cross-platform comparisons based solely on the calculation speed are not strictly reasonable. This is because different platforms incorporate different architectures and have different toolchain supports. Essentially, the algorithms implemented despite best efforts can still be fundamentally different across multiple platforms. Therefore, it is of great essence that analytical models with key performance metrics, which consider not only FPS and power efficiency but also other factors, be proposed to assess performances over different hardware.

We summarize the hardware specifications for the reviewed hardware and provide a general comparison between these platforms in Table 6. The table shows the difference in terms of the number of cores, serial or parallel architectures, clock frequencies, the estimated development times, power efficiencies, and software portability.

We conclude the six key considerations when selecting a suitable hardware platform for CGH-related implementations:

1. Hardware manufacturing constraints.
2. Toolchain support.
3. Fixed point or floating-point arithmetic.
4. Parallel and sequential processing, as shown in Fig. 8.
5. Development time.
6. Portability of software.

![Fig. 7 A comparison of CPU, GPU, FPGA, and other hardware implementations in recent existing literature (2008 to 2020).](image-url)
One of the most important aspects to consider is the full-cycle development toolchain support. CPU and GPU platforms are likely to be less affected by the lack of available software package and library supports, as discussed in the previous sections. However, FPGAs and other accelerators, such as DSPs and coprocessors, might suffer from the lack of active development support and will, in turn, affect the overall development process. In general, the availability of tools

### Table 6 General comparison between CPU, GPU, FPGA, DSP, and other platforms.

<table>
<thead>
<tr>
<th>Platform</th>
<th>Number of cores</th>
<th>Serial or parallel</th>
<th>Clock frequency</th>
<th>Development time</th>
<th>Power efficiency</th>
<th>Portability</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU</td>
<td>Low</td>
<td>Mainly serial</td>
<td>High</td>
<td>Short</td>
<td>Average</td>
<td>Straightforward</td>
</tr>
<tr>
<td>GPU</td>
<td>High</td>
<td>Parallel</td>
<td>High</td>
<td>Average</td>
<td>Low</td>
<td>Less challenging</td>
</tr>
<tr>
<td>FPGA</td>
<td>High</td>
<td>Parallel</td>
<td>Low</td>
<td>Long</td>
<td>High (less power consumption, depending on implementation)</td>
<td>Difficult when vendor-specific IP-cores are used</td>
</tr>
<tr>
<td>DSP</td>
<td>Low</td>
<td>Mainly serial</td>
<td>Average to high</td>
<td>Average</td>
<td>Average</td>
<td>Simple (from low- to higher-performance)</td>
</tr>
<tr>
<td>Xeon Phi/ClearSpeed</td>
<td>Average</td>
<td>Serial with many-core parallel</td>
<td>Average</td>
<td>Short</td>
<td>Average</td>
<td>Average</td>
</tr>
<tr>
<td>Heterogeneous SoC, e.g., FPGA + CPU</td>
<td>High</td>
<td>Serial and parallel</td>
<td>Low</td>
<td>Long</td>
<td>High</td>
<td>Platform dependent</td>
</tr>
</tbody>
</table>

![Fig. 8](https://www.spiedigitallibrary.org/journals/Optical-Engineering) Different levels of parallelism and concurrency on hardware platforms. The left-hand side depicts the CPU instruction pipeline and processor-level parallelization, whereas the right-hand side shows the FPGA parallelization at the equivalent levels. Hardware clustering at the board level further exploits parallelism.

### 6.1 Toolchain Support

One of the most important aspects to consider is the full-cycle development toolchain support. CPU and GPU platforms are likely to be less affected by the lack of available software package and library supports, as discussed in the previous sections. However, FPGAs and other accelerators, such as DSPs and coprocessors, might suffer from the lack of active development support and will, in turn, affect the overall development process. In general, the availability of tools
and utilities to support the dedicated hardware creates a resource barrier toward the successful implementation.

6.2 Choice of Algorithms and Parallel/Sequential Processing

Many algorithms exist for 2D/3D hologram generation. Different algorithms would require different hardware resources in practice, e.g., triangular-mesh based algorithms can take advantage of being compatible with modern computer graphics technologies utilizing polygon meshes for object computations.\textsuperscript{13} Regardless of the algorithm used, the size, e.g., hologram resolution size and number of points/polygons, is an important consideration in all cases, and more importantly, increasingly complex holograms demands larger and better hardware.

GPUs and other specialized hardware accelerators are useful to the speed enhancement of hologram calculation by utilizing parallelism and optimizing for sequential processing. For example, in the point-cloud-based calculation, the hologram patterns are calculated using the same mathematical formula, and more importantly, the calculation of these patterns for each object point is independent of other object points.\textsuperscript{13} The independent calculation of object points can potentially make use of parallel processing for hardware platforms.

Moreover, for CGH algorithms involving FFT operations and depending on the hardware utilized, the FFT operations can be parallelized through different cores or pipelines at the processor level, as shown in Fig. 8.

It is also of great importance, though being algorithm-dependent, to be aware of the number of sequential processes required and optimize for performance while exploiting concurrency and parallelism within the specified hardware. For example, iterative algorithms, such as the Gerchberg–Saxton algorithm,\textsuperscript{119} require sequential processing that cannot or tend to be difficult to parallelize and multitask. It is then of the developer’s responsibility to select a platform that does not only fulfill the need for parallelism but also has options to optimize for the sequential operations when implementing the desired algorithm.

6.3 Portability of Software

It is essential to consider the possibility of transferring the developed software and firmware from one system to another while keeping in mind the trade-offs between portability and performance. This transfer would likely be required when upgrades toward newer generations of hardware are expected or performance comparisons between different devices are needed.

The most straightforward transfer comes when the CPU platform, which is usually based on a PC, is used. Upgrading between different operating systems and software platforms is comparatively simple due to the abundant software support. In comparison, porting from one NVIDIA GPU to another would sometimes require more work, although CUDA provides a unified development environment. This is mainly due to the upgrades in hardware between different generations of GPU products. As for intrageneration code transplant, it is usually not challenging, as long as the memory and computational power limitations have been taken into account by the developer.

Code transfer among different FPGA platforms, on the contrary, would be slightly difficult, especially when target chip IP cores are used for the application. With the above noted, transferring from a lower performance FPGA to an FPGA with higher performance can be relatively simple, this will likely be the case when HDL descriptions are used.

6.4 Hologram Generation Quality Assessment

An end-to-end CGH hardware implementation assessment should include fast generation, hardware performance, and generated quality assessment of the holograms.

There currently is a lack of available unified criterion to assess the quality of computer holograms generated from different platforms. Kim et al.\textsuperscript{90} use a modulation transfer function to compare the image quality of different holograms. Structural similarities have also been used in the Ref. 49 to evaluate the quality of the generated images. Another widely used metrics is to
measure the mean square error and peak signal-to-noise ratio.\textsuperscript{120} Blinder et al.\textsuperscript{121} provided a more detailed review of the quality assessment for computer-generated holograms.

### 6.5 Heterogeneous Computing and its Related Hardware

There is a growing trend in the embedded systems, image and video processing communities to incorporate the state-of-the-art heterogeneous computing systems into their applications.

Heterogeneous computing systems typically refer to systems that fuse more than one type of processors or cores together.\textsuperscript{122} It could also refer to systems that combine a large number of processor cores with the same instruction set architecture (ISA), \textsuperscript{52} e.g., Intel Xeon Phi, or a small number of cores with different execution performances, e.g., ARM big. Little platform.\textsuperscript{123} In this section, we focus mainly on the development and trend in heterogeneous hardware accelerators that incorporate different types of ISA devices.

These hardware systems take advantage of conventional multicore hardware accelerators while, in the meantime, bypassing some of the limitations and disadvantages of using a single hardware accelerator architecture.\textsuperscript{116} The aims of having the HSA are to reduce the communication latency between different computing devices and to improve the parallel execution performance.\textsuperscript{116}

The level of heterogeneity in a computing system gradually increases with more and more SoC platforms being produced. Among various of heterogeneous hardware platforms, the combination of CPUs and FPGAs, usually in the form of hard ARM processors embedded in an FPGA, as well as CPUs with DSPs, are potentially good candidates for low-cost low-power hologram generation platforms due to their inherent merits that balance the pros and cons of conventional system architectures.

Another heterogeneous computing platform worth mentioning is the Jetson module. Only the Jetson TX1\textsuperscript{118} was evaluated in the work.\textsuperscript{117} Its upgraded version TX2\textsuperscript{124} and the most recent AGX Xavier,\textsuperscript{125} both with boosted performance and power efficiency, are also of implementation interest. A low-cost variant of the Jetson family, Jetson NANO, has also become available in the market recently.\textsuperscript{126} A list of the Jetson family is shown in Table 7.

### 6.6 Future Trend in Embedded Systems and High-Performance Hardware Platforms

ARM developed the Neon technology for its Cortex-A series and R52 processors as an advanced SIMD architecture extension for image and video as well as general signal processing purposes.\textsuperscript{128} No reported work to-date has exploited the possibility of integrating an ARM-based SoC embedded platform for the generation of computer holograms while utilizing technologies such as Neon.

NVIDIA recently announced its plan to bring CUDA acceleration to the ARM ecosystem.\textsuperscript{129} This will potentially bring the power and accessibility of CUDA to platforms, such as ARM-based SoCs. This is also accompanied by the introduction of CUDA-X high-performance

**Table 7** NVIDIA Jetson module products family.

<table>
<thead>
<tr>
<th>Model (year of launch)</th>
<th>GPU</th>
<th>Computational power</th>
<th>Power (W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TX1 (2015)\textsuperscript{118}</td>
<td>Maxwell</td>
<td>Over 1 Tera-FLOPS</td>
<td>Under 10</td>
</tr>
<tr>
<td>TX2 series (2017)\textsuperscript{124}</td>
<td>Pascal</td>
<td>1.3 TFLOPS</td>
<td>7.5—20</td>
</tr>
<tr>
<td>AGX XAVIER series (2018)\textsuperscript{125}</td>
<td>Volta with tensor cores</td>
<td>20-32 Tera-operations per second (TOPS)</td>
<td>10—30</td>
</tr>
<tr>
<td>Nano (2019)\textsuperscript{126}</td>
<td>Maxwell</td>
<td>472 GFLOPS</td>
<td>5—10</td>
</tr>
<tr>
<td>Xavier NX (2019/2020)\textsuperscript{127}</td>
<td>Volta with tensor cores</td>
<td>21 TOPS</td>
<td>10—15</td>
</tr>
</tbody>
</table>
computing libraries, which can potentially further exploit parallelism and provide improved processing performance.\(^{130}\)

From another perspective, the recently announced Vitis Unified Software Platform from Xilinx provides another degree of flexibility to use high-level synthesis FPGA languages in order to help reduce the development overhead of FPGA applications.\(^{131}\) This unified platform is envisioned to shorten the overall development time with higher level implementations without the need of fully incorporating RTL-level development and to provide better programmability for the FPGA hardware.

### 7 Future Work and Conclusions

CGH calculations primarily require a high degree of computation parallelism, thus embracing the use of hardware accelerators, such as GPUs, FPGAs, etc., for the realization of real-time computer-generated holograms.

It is anticipated that there will be two separate research paths that lead toward the future of CGH hardware implementations, including:

1. High-performance hardware platforms for real-time CGH generations and displays: These systems will usually be of high costs and require a long development cycle. Algorithms for future fast computer hologram generations will likely be developed using these hardware platforms for first-phase verifications and optimizations. A good example is the HORN-8 special purpose computer.\(^{50,93,103}\) The team has recently announced their future outlook to build ASIC devices to further boost the performance.\(^{107}\)

2. Embedded computers and systems for low-power and low-cost applications: In order for this ultimate display technology to become reachable to ordinary households and individual consumers, a reduction in cost and a significant reduction in volumes and sizes are essential. A large amount of work can potentially be done on SoC platforms, e.g., CPU-FPGA, CPU-DSP devices, as well as on supercomputer-on-a-module embedded computing devices.\(^{132}\) Examples that demonstrate the implementations for embedded systems are those from Kim et al.\(^ {90}\) and Yamamoto et al.\(^ {117}\)

In this review paper, we have attempted to provide a useful review on the hardware implementations on CGH as well as to provide practical information about the current state-of-the-art hardware platforms that can be selected by researchers and developers to implement computer hologram generation algorithms for their specific applications.

A key insight from this review is that the potential for real-time holography exists today without the need for bespoke hardware. A flagship GPU can process an entire holographic frame in 20 ms, providing high-quality CGH in real-time. We predict holography transitioning toward mobile and embedded platforms, a trend evidenced by extrapolating from the growth of GPU computational power in Table 7. Bespoke hardware accelerators, such as FPGAs and ASICs, shall continue to advance the field of CGH hardware in this period, pushing the boundaries on what is achievable in terms of computation power, energy consumption, and overall system cost.

### References


51. NVIDIA, “NVIDIA launches the world’s first graphics processing unit: GeForce 256” (1999).
52. NVIDIA, “CUDA C programming guide” (2019).

Youchao Wang is currently pursuing his PhD in engineering from the University of Cambridge, Cambridge, United Kingdom, where he previously received his MPhil degree. He received his BE (Hons.) degree in electronic engineering from the University of Manchester and his BE degree in electrical and electronic engineering from North China Electric Power University, Beijing, China, under a joint degree program in 2018. His research interests include optical processing, CGH hardware implementations, Internet of Things applications, and low-cost hardware system design.
Daoming Dong received his BE degree with first class in electronics from a joint program between the University of Liverpool (UoL) and Xi’an Jiaotong Liverpool University (XJTLU) in 2016. He then moved to Imperial College London, where he received his MSc degree with distinction in material science and engineering in 2017. He is currently a second-year PhD student under the supervision of Professor Tim Wilkinson in the Centre of Molecular Materials for Photonics and Electronics (CMMPE) Group, Department of Engineering, Cambridge University, Cambridge. His research relates to accelerate and optimize the generation process of computer-generated hologram (CGH) via configurable hardware for the next generation 3D holographic displays.

Peter J. Christopher originally graduated from Bristol University in 2014 with a first-class ME degree in civil engineering, before spending 2 years working as a software/R&D engineer for Autodesk’s Advanced Manufacturing Group focusing on additive manufacture and 3D printing. Looking for a new challenge, he joined the CDT in ultra precision based out of the Institute for Manufacturing at Cambridge University in 2016 and is currently working with Professor Tim Wilkinson in the CMMPE group on high-power areal projections systems for additive manufacturing.

Andrew Kadis originally graduated from the University of Adelaide, Australia, in 2010 with a first-class degree in engineering and a bachelor of computer science. Before commencing his PhD studies in 2018, he had considerable experience in the industry, working on embedded systems in drones, medical devices, and life sciences equipment. He is currently at Cambridge University working with Professor Tim Wilkinson in the CMMPE group.

Ralf Mouthaan obtained his MS degree in physics from the University of Nottingham in 2008 before joining the UK’s National Physical Laboratory as a microwave metrologist, where his research was focused on maintaining and developing the UK’s electromagnetic exposure standards. More recently, he has obtained an MRes in sensor technologies from the University of Cambridge, where he is now pursuing a PhD investigating holographic mode excitation in optofluidic waveguides.

Fan Yang received his BE degree with first class from the University of Sydney in 2017 and joined the CMMPE group, Department of Engineering, Cambridge University, as an MPhil student in 2018. He is continuing his research in the CMMPE group as a PhD student under the supervision of Professor Tim Wilkinson to develop a compatible and efficient holographic 3D display system.

Timothy D. Wilkinson received his undergraduate degree from Canterbury University, Riccarton, New Zealand, and his PhD from Magdalene College, Cambridge, United Kingdom, in 1994. He is currently a professor of photonic engineering in the Department of Engineering, Cambridge University, Cambridge, and a fellow of Jesus College. He has been working in the field of photonics, devices, and systems for more than 20 years. His current research has been into applications of holographic technology. This includes new liquid crystal device structures based on sparse arrays of vertically grown multiwall carbon nanotubes, where the tubes are used as tiny electrodes to great 3D electric field profiles and graded refractive index structures, which may have applications, such as switchable lenslet arrays and 3D displays.