All-optical logic gates based on nanoring insulator–metal–insulator plasmonic waveguides at optical communications band

Saif H. Abdulnabi
Mohammed N. Abbas

All-optical logic gates based on nanoring insulator–metal–insulator plasmonic waveguides at optical communications band

Saif H. Abdulnabi and Mohammed N. Abbas*
University of Baghdad, Faculty of Engineering, Department of Electrical Engineering, Baghdad, Iraq

Abstract. We propose, analyze, and simulate a configuration to realize all-optical logic gates based on nanoring insulator–metal–insulator (IMI) plasmonic waveguides. The proposed plasmonic logic gates are numerically analyzed by finite element method. The analyzed gates are NOT, OR, AND, NOR, NAND, XOR, and XNOR. The operation principle of these gates is based on the constructive and destructive interferences between the input signal(s) and the control signal. The suggested value of transmission threshold between logic 0 and logic 1 states is 0.25. The suggested value of the transmission threshold achieves all seven plasmonic logic gates in one structure. We use the same structure with the same dimensions at 1550-nm wavelength for all proposed plasmonic logic gates. Although we realize seven gates, in some cases, the transmission of the proposed plasmonic logic gates exceeds 100%, for example, in OR gate (175%), in NAND gate (112.3%), and in XNOR gate (175%). As a result, the transmission threshold value measures the performance of the proposed plasmonic logic gates. Furthermore, the proposed structure is designed with a very small area (400 nm × 400 nm). The proposed all-optical logic gates structure significantly contributes to the photonic integrated circuits construction and all-optical signal processing nanocircuits. © The Authors. Published by SPIE under a Creative Commons Attribution 4.0 Unported License. Distribution or reproduction of this work in whole or in part requires full attribution of the original publication, including its DOI. [DOI: 10.1117/1.JNP.13.016009]

Keywords: optical logic gates; insulator–metal–insulator plasmonic waveguides; surface plasmon polaritons.

Paper 18144 received Sep. 6, 2018; accepted for publication Feb. 14, 2019; published online Feb. 28, 2019.

1 Introduction

All-optical devices based on surface plasmon polaritons (SPPs) have been the topic of comprehensive research in recent years. All-optical SPP devices have extensively motivated new actions to overcome the major performance constraints of semiconductor electronic devices, which suffer from ingrained delay and high-heat generation, and to overcome the problem of photonics devices, that is, the diffraction limit. Therefore, the utilization of the aforementioned devices enabled the manipulation of light on a subwavelength scale.1 SPPs are the interaction of electromagnetic waves and the free electrons of metals, propagating on the metal–dielectric or dielectric–metal interfaces.2,3 Different passive and active plasmonic devices, such as nanocavities,4 Bragg reflectors,4 splitters,5 resonators,6 couplers,7 modulators,8 multi/demultiplexers,5 stub waveguides,5 hybrid plasmonic waveguides,10 switches,11,12 and logic gates,13-18 have been realized so far. On the subject of all-optical logic gates, several studies have been proposed, analyzed, and investigated, for example, single semiconductor optical amplifiers,10 hybrid plasmonic-photonic crystal nanobeam cavities,18 two-photon absorption in silicon waveguides,19 silicon microring resonators,20,21 cross-phase modulation,22 and nanophotonic plasmonics.24

Recently, many all-optical plasmonic structures provided nanoscale logic gates.25-29 Each nanologic gate has a different way to realize the functions of the gates, a different number

*Address all correspondence to Mohammed N. Abbas, E-mail: mohammed.nadhim@uob.edu.iq
of logic gates, different types of logic gates, different values of resonance frequencies, different geometries, different materials of the structure, and different values of transmission.

In this paper, we offer the largest number of plasmonic logic gates (seven) in the same structure with the same resonance frequency and the same transmission threshold in structure with nanoring resonator and plasmonic nanowaveguides. The plasmonic logic gates that are proposed, analyzed, and realized are NOT, OR, AND, NOR, NAND, XOR, and XNOR. The simulation results are obtained by finite element method (FEM). In future, these devices will be the gateway to the nanophotonic-integrated circuit applications.

The organization of this paper is as follows: Sec. 2 contains the proposed structure layout and theoretical operation concept. In Sec. 3, the simulation results and performance of the proposed all-optical plasmonic logic gates are presented, demonstrated, and discussed. In Sec. 4, a comparison between the proposed work and the previous researches is introduced. Finally, we conclude the suggested work in Sec. 5.

2 Structure Layout and Theoretical Concept

The proposed structure which realizes the seven all-optical plasmonic gates is shown in Fig. 1.

The structure consists of three straight stripes and two nanoring resonators to construct seven logic gates based on the insulator–metal–insulator (IMI) plasmonic waveguides. The dimensions of the proposed structure are 400 × 400 nm, and the length of the middle and side stripes (Ls) are 400 and 250 nm, respectively. The width (w) of these stripes is 20 nm, the radii of the nanoring resonator (a) and (b) are 25 and 50 nm, respectively, and the coupling distance (d) between the nanoring resonator and the stripes is 7.5 nm.

In our structure, we choose the IMI plasmonic waveguides instead of the metal–insulator–metal (MIM) plasmonic waveguides due to the advantages of IMI over MIM, according to the summarized compression between IMI and MIM in Table 1.

In addition to the above comparison, the MIM plasmonic waveguide becomes inefficient to use as logic gates in dimensions <50 nm (width of middle material).30

The materials of the proposed structure are silver and Teflon. In our structure, stripes and two nanorings are represented as silver material, and the remaining part of the structure is a Teflon material as shown in Fig. 1.

All seven proposed plasmonic logic gates have the same dimensions, parameters, and materials in their structures.

In our simulations, Johnson and Christy42 data are used to describe the silver permittivity, and the refractive index of Teflon material is 1.375.43 The resonance wavelength of the nanoring can be determined by Refs. 40 and 44:

![Fig. 1 The proposed structure for the proposed plasmonic seven logic gates.](image-url)
where $n_{\text{eff}}$ is the effective refractive index and $D$ is the bigger diameter of the nanoring. According to Eq. (1), the structure parameters and the type of materials play a role in choosing the resonance wavelength. We focus on the resonance wavelength of 1550 nm, as this wavelength is the best choice in optical communications applications.

The dispersion relation equation for transverse magnetic (TM) mode in the waveguide is given by Refs. 40 and 45:

$$\varepsilon_m k_d + \varepsilon_d k_m \tan \left( \frac{k_m w}{2} \right) = 0,$$

(2)

where $\varepsilon_d$ is a dielectric constant of the insulator, $\varepsilon_m$ is a dielectric constant of the metal, and $w$ is thin metal thickness:

$$k_d = \left( \beta^2 + \varepsilon_d k_0^2 \right)^{1/2} \quad \text{(dielectric wave number)},$$

(3)

$$k_m = \left( \beta^2 + \varepsilon_m k_0^2 \right)^{1/2} \quad \text{(metal wave number)},$$

(4)

$$k_0 = \frac{2\pi}{\lambda} \quad \text{(free space wave number)},$$

(5)

where $\beta$ is the propagation constant that is represented by an effective refractive index of the waveguide for SPP, such as depicted in

$$n_{\text{eff}} = \beta/k_0.$$

(6)

Maxwell equations are solved numerically using the two-dimensional (2-D) FEM method; we have used a convolutional perfectly matched layer (CPML) as the absorbing boundary condition of the area under simulation. The structure is excited by a TM-polarized plane wave with electromagnetic field components of $E_x$, $E_y$, and $H_z$.

The proposed structure has four ports, namely the two input ports, control port, and an output port. These ports are decided according to the required plasmonic logic gate. The SPPs are excited with launching a TM-polarized plane wave to the input port(s) and control port. The performance of the seven plasmonic logic gates is measured by two criteria: the first is the transmission of the optical power from the input port(s) and the control port to the output port as a function of wavelength. This can be done by choosing a threshold value of transmission between logic 1 (ON state) and logic 0 (OFF state) at the output in order to decide the type of states (ON or OFF); the value of transmission threshold has been chosen as 0.25 in order to achieve the seven plasmonic logic gates in the same structure. The second criterion is the contrast or an extinction ratio between optical power or transmission of the ON and OFF states of the output port, whenever the variance between the optical output power or the transmission of these states is large, the performance of the plasmonic logic gate becomes better. These two criteria are described by

### Table 1: Comparison between IMI plasmonic waveguides and MIM plasmonic waveguides.

<table>
<thead>
<tr>
<th>Sr. No.</th>
<th>IMI plasmonic waveguides</th>
<th>MIM plasmonic waveguides</th>
</tr>
</thead>
<tbody>
<tr>
<td>1(^{30-40})</td>
<td>More propagation length</td>
<td>Less propagation length</td>
</tr>
<tr>
<td>2(^{30-40})</td>
<td>Less confinement</td>
<td>More confinement</td>
</tr>
<tr>
<td>3(^{30-40})</td>
<td>Less propagation loss</td>
<td>More propagation loss</td>
</tr>
<tr>
<td>4(^{31,33,37,39})</td>
<td>More quality factor</td>
<td>Less quality factor</td>
</tr>
<tr>
<td>5(^{31,33,35,39})</td>
<td>More figure of merit</td>
<td>Less figure of merit</td>
</tr>
<tr>
<td>6(^{41})</td>
<td>Easy fabrication</td>
<td>Fabrication is not easy</td>
</tr>
<tr>
<td>7(^{41})</td>
<td>Low coupling loss</td>
<td>More coupling loss</td>
</tr>
</tbody>
</table>

where $\lambda_{\text{sp}} = 4\pi n_{\text{eff}} D$.

![Image of Table 1](https://www.spiedigitallibrary.org/journals/Journal-of-Nanophotonics)
Eqs. (7), and (8), respectively. In our proposed plasmonic logic gates, we are depending on the transmission threshold to decide the desired logic gate:

\[ T = \frac{P_{\text{out}}}{P_{\text{in}}} \quad \text{(for ON and OFF states of the output port),} \tag{7} \]

where \( T \) is the transmission, \( P_{\text{out}} \) is the output optical power of the output port in ON state and OFF state, and \( P_{\text{in}} \) is the input optical power to the input port(s) and control port. The value of the \( P_{\text{in}} \) for each input port(s) and the control port is 1 W:

\[ \text{ON/OFF contrast or extinction ratio (dB)} = 10 \log \left( \frac{P_{\text{out}}|_{\text{ON}}}{P_{\text{out}}|_{\text{OFF}}} \right), \tag{8} \]

where \( P_{\text{out}}|_{\text{ON}} \) is the output optical power of the output port in case of ON state (logic 1). \( P_{\text{out}}|_{\text{OFF}} \) is an output optical power of the output port in case of OFF state (logic 0).

When one port from the input port(s) or control port is in ON state, the transmission and output optical power have the same value. In this case, Eq. (8) will become Eq. (9):

\[ \text{ON/OFF contrast or extinction ratio (dB)} = 10 \log \left( \frac{P_{\text{out}}|_{\text{ON}}}{P_{\text{out}}|_{\text{OFF}}} = 10 \log \left( \frac{T_{\text{ON}}}{T_{\text{OFF}}} \right), \tag{9} \]

where \( T_{\text{ON}} \) is the transmission of optical power from the input port(s), and control port to the output port in case of ON state (logic 1); in other words, \( T_{\text{ON}} \) must be >0.25 for all cases of the proposed plasmonic logic gates in the ON state, and \( T_{\text{OFF}} \) is the transmission of optical power from the input port(s), and control port to the output port in case of OFF state (logic 0); in other words, \( T_{\text{OFF}} \) must be <0.25 in all cases of the proposed plasmonic logic gates in the OFF state.

Depending on the shape, size, and parameters of the proposed structure, materials, and refractive index of the chosen materials, the port position, the polarization of incident field and its phase, and the transmission of the optical power is minimized or maximized.

The interaction between stripes and nanorings causes new localized surface plasmon resonances, which are the results of the coupling between the nanorings resonator and the stripes (IMI). Furthermore, since plasmon waves couple strongly only in the near-field regime at very short distances, the coupling distance \( d \) must be decreased to enable this mechanism to sustain and obtain the highest improvement of the field. Therefore, if the coupling distances increase, the field and the transmission spectrum decrease. According to the obtained results, the optimum coupling distance between the nanorings resonator and the stripes for the proposed structure has been chosen to be 7.5 nm.

On the other hand, the gate function for all proposed plasmonic logic gates is realized by the principle of constructive and destructive interferences between the input signal(s) and the control signal. Thus, the determination of these ports will decide the function of the plasmonic logic gate. The manipulation of the input port(s), control port, and the output port can achieve the required plasmonic logic gate. As we have already explained the reasons, surface plasmons are excited at the wavelength of 1550 nm for the seven proposed plasmonic logic gates.

The principle of the constructive and destructive interferences between the input light signal(s) and the control light signal depends on the phase of the incident light wave and the position of the input port(s) and control port when the other parameters (shape, size, dimensions of the structure, and materials used) remain unchanged.

The constructive interference occurs when the phase of incident wave of the ports (including the control port) as well as the direction of the propagation (depends on position of the ports) are the same, whereas the destructive interference happens when either the phase or the direction of the propagation of the incident wave of the ports are different.

As a result, the phase difference leads to destructive interference between the waves\textsuperscript{47} according to Eq. (10):\textsuperscript{48}

\[ m = \frac{(4n_{\text{eff}}d \cos \theta)}{\lambda}, \tag{10} \]

where \( m \) is the interference order as an integer larger than 0, \( n_{\text{eff}} \) is an effective refractive index of the silver material, \( d \) is the thickness of the metal material, \( \theta \) is the phase of the incident wave, and \( \lambda \) is the incident wavelength.
When $\theta = 0$ deg, the sign of Eq. (10) is positive; this means the direction of the mode is the same direction of the propagation of the wave. Thus, constructive interference occurs with the other modes that have the same phase. As a result, the transmission will be increased.

When $\theta = 90$ deg, Eq. (10) will be equal to zero, and neither constructive nor destructive interference will occur for this mode and the transmission is either increasing or decreasing depending on the other phases of input(s) and control light waves as well as the other parameters.

When $\theta = 180$ deg, the sign of Eq. (10) is negative; this means the direction of the mode is in reverse direction of the propagation of the light wave. Thus, the destructive interference occurs with the other modes that have a different phase. As a result, the transmission will be decreased.

## 3 Proposed All-Optical Logic Gates

In all seven proposed plasmonic logic gates, the structure is illuminated by a plane wave with a wavelength ranging from 800 to 2000 nm. This illumination is launched to the input port(s) (ON state) and to the control port. To use the proposed structure (Fig. 1) as a structure to the all seven proposed plasmonic logic gates, the input port(s), the control port, and the output port must be determined to give the function of these proposed plasmonic logic gates. The process of...

![Fig. 2](https://www.spiedigitallibrary.org/journals/Journal-of-Nanophotonics)
choosing these ports for the proposed plasmonic logic gates is done by trial-and-error method to give a better transmission performance and high contrast ratio.

### 3.1 Plasmonic NOT Logic Gate

A NOT gate, or inverter, is used to implement the complement concept in switching algebra. Thus, the logic value of the output of a NOT gate is simply the complement of the logic value of its input, according to Figs. 2(a) and 2(b).

To perform a NOT gate in our structure, we choose port 3 as an input port, port 4 as the output port, and port 1 as the control port, whereas port 2 is left as unused (see Fig. 1).

The function of this gate can be realized by the destructive interference between the input signal and the control signal. When the state of the input port is OFF and when the launching light at the wavelength of 1550 nm to the control port with a phase being equal to 180 deg, the state of the output port is ON according to the value of transmission that is 0.2807 (above transmission threshold = 0.25). When the launching light at the wavelength of 1550 nm to the input port and the control port (the state of the input port is ON) with the phase difference between them being 180 deg, then the destructive phenomenon will occur and the state of the output port is OFF according to the value of transmission that is 0.1811 (below transmission threshold = 0.25). The transmission spectrum of the proposed plasmonic NOT logic gate is shown in Fig. 2(c). Figures 2(d) and 2(e) show the electric field distribution (y-component) of logic 1 and logic 0 outputs, respectively. The operation of the proposed plasmonic NOT logic gate is summarized in Tables 2 and 3.

In plasmonic NOT logic gate, the contrast ratio is a negative value and low because the output optical power in OFF state is larger than the output optical power in ON state and the variance between the values of these powers is small, respectively. As a result, the transmission in the ON state is slightly higher than the threshold value and the transmission in the OFF state is slightly lower than the threshold value, which made the contrast ratio low.

### 3.2 Plasmonic OR Logic Gate

The output of the OR gate is logic 1 if at least one of the inputs is logic 1 and if all inputs are logic 0, the output is logic 0, according to Figs. 3(a) and 3(b). The OR operator is shown with a plus sign (+) between the variables.

To perform an OR gate in our structure, we choose port 1 as input port 1, port 2 as input port 2, port 4 as output port, and port 3 as control port.

In the same manner of the proposed plasmonic NOT logic gate, the function of the proposed OR logic can be realized. Nevertheless, in this gate, it did not need to change the phase

<table>
<thead>
<tr>
<th>Table 2</th>
<th>Operation of the transmission for the proposed plasmonic NOT logic gate.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input state</td>
<td>Input port</td>
</tr>
<tr>
<td>Logic 0</td>
<td>OFF</td>
</tr>
<tr>
<td>Logic 1</td>
<td>ON</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table 3</th>
<th>Calculation of the contrast ratio for the proposed plasmonic NOT logic gate.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input optical power/ port 1 (W)</td>
<td>Input optical power/ port 3 (W)</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
shift between the input signal(s) and the control signal in order to get the maximum transmission in three cases. In this gate, the transmission exceeds 100% (1.75) when the two input ports and the control port are both in ON state. The enhancement and amplification of the transmission result from the constructive phenomenon between the input signals (1 and 2) and the control signal because the three signals have the same phase (0 deg). The transmission spectrum of the proposed plasmonic OR logic gate is shown in Fig. 3(c). Figures 3(d) and 3(e) show the electric field distribution (y-component) when input ports are OFF and when input ports are ON, respectively. The operation of the proposed plasmonic OR logic gate is summarized in Tables 4 and 5.

In Table 5, we note that the contrast ratio is high because the output optical power in ON states is large in comparison with the output optical power in OFF state (variance between $P_{\text{out}}^{\text{ON}}$ and $P_{\text{out}}^{\text{OFF}}$ is large, especially when the two input ports are in ON state). The best contrast ratio of this gate is when the two input ports are in ON state. As a result, the transmission in ON state is high in second and third states and exceeds 100% in forth state.

### 3.3 Plasmonic AND Logic Gate

The AND gate produces a logic 1 when all inputs are logic 1, otherwise, the output is logic 0, according to Figs. 4(a) and 4(b). The AND operator is usually shown with a dot between the variables, but it may be implied (no dot).
In the AND gate structure, we choose input port 1 as port 1, input port 2 as port 2, output port as port 3, and control port as port 4. The function of this gate can be realized by the constructive and destructive interferences between the input signal (s) and the control signal. When input ports are in OFF-ON and ON-OFF states (control port is in ON state always), the destructive interference occurs between the input signal and the control signal due to the phase difference (phase of the input signal = 180 deg and phase of control signal = 0 deg), which leads to the reduction in the transmission by 6%. On the other hand, when both input ports are in ON state, the constructive interference occurs between the input signals. As a result, the state of the output port is ON according to the value of the transmission that is 0.72 (above transmission threshold = 0.25). In this case, the transmission does not exceed 100% (72%), although the phase of input signals and the control signal is the same (phase = 0 deg), because the control port, namely port 4, has an opposed propagation direction in comparison with the input ports, which causes a destructive interference with the two input signals. The transmission spectrum of the proposed plasmonic AND logic gate is shown in Fig. 4(c). Figures 4(d) and 4(e) show the electric field distribution (y-component) when input ports are OFF-ON and when input ports are ON, respectively. The operation of the proposed plasmonic AND logic gate is summarized in Tables 6 and 7.

In Table 7, we note that the contrast ratio is high because the output optical power in ON states is large when compared with the output optical power in OFF states (variance between $P_{\text{out}}|\text{ON}$ and $P_{\text{out}}|\text{OFF}$ is large, especially when the two input ports are in OFF state). The best contrast ratio of this gate is when the two input ports are in OFF state. As a result, the transmission in ON state is high.

### 3.4 Plasmonic NOR Logic Gate

The NOR gate produces a logic 1 when all inputs are logic 0; otherwise, the output is logic 0, according to Figs. 5(a) and 5(b). The NOR operator is usually shown with a plus sign (+) between the variables and a complement sign covering them.

In the NOR gate structure, we choose input port 1 as port 2, input port 2 as port 3, output port as port 4, and control port as port 1.

The function of this gate can be achieved by destructive interference between the input signal (s) and the control signal. The first state (OFF–OFF) can be achieved in the same way as the first
In the other three states of the input ports (OFF–ON, ON–OFF, and ON–ON states), the output state is OFF due to the value of transmission is below the transmission threshold. In these three states, the destructive interference occurs due to the phase difference between the input signal(s) and the control signal. The transmission spectrum of the proposed plasmonic AND logic gate at different states, according to its truth table. (d) and (e) The electric field distribution (y-component) when input ports are OFF–ON and when input ports are ON, respectively.

**Table 6** Operation of the transmission for the proposed plasmonic AND logic gate.

<table>
<thead>
<tr>
<th>Input state 1</th>
<th>Input state 2</th>
<th>Input port 1 Phase (deg)</th>
<th>Input port 2 Phase (deg)</th>
<th>Control port Phase (deg)</th>
<th>T</th>
<th>T_{thresh}</th>
<th>Output state</th>
<th>Output port</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic 0</td>
<td>Logic 0</td>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
<td>0.07</td>
<td>0.25</td>
<td>Logic 0</td>
<td>OFF</td>
</tr>
<tr>
<td>Logic 0</td>
<td>Logic 1</td>
<td>OFF</td>
<td>ON</td>
<td>180</td>
<td>0.06</td>
<td>0.25</td>
<td>Logic 0</td>
<td>OFF</td>
</tr>
<tr>
<td>Logic 1</td>
<td>Logic 0</td>
<td>180</td>
<td>OFF</td>
<td>ON</td>
<td>0.06</td>
<td>0.25</td>
<td>Logic 0</td>
<td>OFF</td>
</tr>
<tr>
<td>Logic 1</td>
<td>Logic 1</td>
<td>0</td>
<td>0</td>
<td>ON</td>
<td>0.72</td>
<td>0.25</td>
<td>Logic 1</td>
<td>ON</td>
</tr>
</tbody>
</table>

The state of the proposed plasmonic NOT logic gate. In the other three states of the input ports (OFF–ON, ON–OFF, and ON–ON states), the output state is OFF due to the value of transmission is below the transmission threshold. In these three states, the destructive interference occurs due to the phase difference between the input signal(s) and the control signal. The transmission
Table 7 Calculation of the contrast ratio for the proposed plasmonic AND logic gate.

<table>
<thead>
<tr>
<th>Input optical power/port 1 (W)</th>
<th>Input optical power/port 2 (W)</th>
<th>Input optical power/port 4 (W)</th>
<th>Total input optical power (W)</th>
<th>Output optical power (W)</th>
<th>Output state</th>
<th>Contrast ratio (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0.07</td>
<td>OFF</td>
<td>14.89</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>0.12</td>
<td>OFF</td>
<td>12.55</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>0.12</td>
<td>OFF</td>
<td>12.55</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>3</td>
<td>2.16</td>
<td>ON</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 5 (a) and (b) The conventional symbol of a NOR logic gate and its truth table, respectively. (c) The transmission spectrum of the proposed plasmonic NOR logic gate at different states, according to its truth table. (d) and (e) The electric field distribution (y-component) when input ports are OFF and when input ports are ON, respectively.
spectrum of the proposed plasmonic NOR logic gate is shown in Fig. 5(c). Figures 5(d) and 5(e) show the electric field distribution (y-component) when the input ports are OFF and when the input ports are ON, respectively. The operation of the proposed plasmonic NOR logic gate is summarized in Tables 8 and 9.

In Table 9, we note that the contrast ratio is a negative value (first and second values) and low because the output optical power in OFF states (first and second states) is larger than the output optical power in ON state and the variance between the values of these powers is small, respectively. The best contrast ratio of this gate is when the two input ports are in ON state. As a result, the transmission in ON state is slightly higher than the threshold value and the transmission in the OFF state is slightly lower than the threshold value (second and third states).

### 3.5 Plasmonic NAND Logic Gate

The NAND gate produces a logic 0 when all inputs are logic 1; otherwise, the output is logic 1, according to Figs. 6(a) and 6(b). The NAND operator is shown with a dot between the variables and a complement sign covering them.

In the NAND gate structure, we choose input port 1 as port 2, input port 2 as port 3, the output port as port 4, and control port as port 1 (similar to the NOR gate).

The function of this gate can be achieved by the enhancement and suppression interferences between the input signal(s) and the control signal. When the state of the input ports is OFF and when the launching light at the wavelength of 1550 nm to the control port with phase being always equal to 0 deg, the state of the output port is ON according to the value of transmission that is 0.2807 (above transmission threshold = 0.25). In this state, neither constructive nor destructive interference occurs because only one port is in ON state (control port). As a result, the transmission is slightly above the threshold. In the second state (OFF–ON state), the transmission is 0.63 (above transmission threshold = 0.25), which is regarded as a logic 1. In the second state, the transmission does not exceed 100%, although the phase of these ports is equal. This is because the length of stripes of the control port and the input port 2 is unequal. In the third state (ON–OFF state), the amplification to the transmission occurs (transmission = 1.123), which

| Table 8 | Operation of the transmission for the proposed plasmonic NOR logic gate. |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| Input state 1 | Input state 2 | Input port 1 | Phase (deg) | Input port 2 | Phase (deg) | Control port | Phase (deg) | Phase | T | T_thresh | Output state | Output port |
| Logic 0 | Logic 0 | OFF | 0 | OFF | 0 | ON | 180 | 0.2807 | 0.25 | Logic 1 | ON |
| Logic 0 | Logic 1 | OFF | 0 | ON | 0 | ON | 180 | 0.1811 | 0.25 | Logic 0 | OFF |
| Logic 1 | Logic 0 | ON | 0 | OFF | 0 | ON | 180 | 0.2254 | 0.25 | Logic 0 | OFF |
| Logic 1 | Logic 1 | ON | 0 | ON | 90 | ON | 180 | 0.045 | 0.25 | Logic 0 | OFF |

| Table 9 | Calculation of the contrast ratio for the proposed plasmonic NOR logic gate. |
|------------------|------------------|------------------|------------------|------------------|------------------|------------------|
| Input optical power/port 2 (W) | Input optical power/port 3 (W) | Input optical power/port 1 (W) | Total input optical power (W) | Output optical power (W) | Output state | Contrast ratio |
| 0 | 0 | 1 | 1 | 0.2807 | ON |
| 0 | 1 | 1 | 2 | 0.3622 | OFF | −1.1 dB |
| 1 | 0 | 1 | 2 | 0.4508 | OFF | −2 dB |
| 1 | 1 | 1 | 3 | 0.135 | OFF |

Abdulnabi and Abbas: All-optical logic gates based on nanoring insulator–metal–insulator. . .

is regarded as a logic 1 also. In this case, the constructive interference occurs between the input signal and a control signal, which leads to the transmission exceeding 100%. In the fourth case (ON–ON), the transmission is 0.045, which is regarded as a logic 0. In this case, destructive interference occurs between input signals and control signal due to the difference in phase. The transmission spectrum of the proposed plasmonic NAND logic gate is shown in Fig. 6(c). Figures 6(d) and 6(e) show the electric field distribution (y-component) when input ports are ON–OFF and when input ports are ON, respectively. Figures 6(a) and (b) The conventional symbol of a NAND logic gate and its truth table, respectively. (c) The transmission spectrum of the proposed plasmonic NAND logic gate at different states, according to its truth table. (d) and (e) The electric field distribution (y-component) when input ports are ON–OFF and when input ports are ON, respectively.

In Table 11, we note that the contrast ratio is high (second and third states) and low in first ON state. The best contrast ratio of this gate is when the two input ports are in ON–OFF state. As a result, the transmission in ON state is high in the second state and exceeds 100% in the third state, but slightly higher than the threshold value in the first state that makes the contrast ratio is low.
3.6 Plasmonic XOR Logic Gate

The XOR gate produces a logic 1 output only when both inputs are at opposite logic levels; otherwise, the output is logic 0, according to Figs. 7(a) and 7(b). The XOR operator is usually shown with a circled plus sign (⊕) between the variables $A$ and $B$.

In XOR gate structure, we choose input port 1 as port 1, input port 2 as port 2, the output port as port 4, and control port as port 3 (similar to the OR gate).

At this plasmonic logic gate (OFF–ON and ON–OFF states), the constructive interference between the input signal and the control signal is not large. However, the transmission = 0.63, which is regarded as logic 1. In the fourth state (ON–ON), destructive interference occurred between the input signals and the control signal due to the difference in the signal phase. Thus, the transmission diminished to 0.087, which is regarded to logic 0. The transmission spectrum of the proposed plasmonic XOR logic gate is shown in Fig. 7(c). Figures 7(d) and 7(e) show the electric field distribution ($y$-component) when input ports are ON–OFF and when input ports are ON, respectively. The operation of the proposed plasmonic XOR logic gate is summarized in Tables 12 and 13.

In Table 13, we note that the contrast ratio is high (first OFF state) and moderate (second OFF state) because the output optical power in ON states is large in comparison with the output optical power in OFF states (variance between $P_{out|ON}$ and $P_{out|OFF}$ is large, especially when the two input ports are in OFF state).

3.7 Plasmonic XNOR Logic Gate

The XNOR gate produces a logic 1 output only when both inputs are in the same logic levels; otherwise, the output is logic 0, according to Figs. 8(a) and 8(b). The XNOR operator is usually shown with a circled plus sign (⊕) between the variables and a complement sign covering them.

In XNOR gate structure, the input ports, control port, and output port are the same ports of the NOR gate and NAND gate structures.

The function of this gate can be achieved by the constructive and destructive interferences between the input signal ($s$) and the control signal. The first state (OFF–OFF) can be achieved in the same way as we obtained in the first state of the proposed plasmonic NOT logic gate. In the second and the third states (OFF–ON and ON–OFF), the destructive interference happens
between the input signal and control signal due to the difference in phase. Thus, the transmission is less than the threshold and is regarded as logic 0. In the fourth state (ON–ON), the large constructive interference happens between the input signals and the control signal due to the

**Fig. 7** (a) and (b) The conventional symbol of a XOR logic gate and its truth table, respectively. (c) The transmission spectrum of the proposed plasmonic XOR logic gate at different states, according to its truth table. (d) and (e) The electric field distribution (y-component) when input ports are ON–OFF and when input ports are ON, respectively.

**Table 12** Operation of the transmission for the proposed plasmonic XOR logic gate.

<table>
<thead>
<tr>
<th>Input state 1</th>
<th>Input state 2</th>
<th>Input port 1 Phase (deg)</th>
<th>Input port 2 Phase (deg)</th>
<th>Control port Phase (deg)</th>
<th>T</th>
<th>T_{thresh}</th>
<th>Output state</th>
<th>Output port</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic 0</td>
<td>Logic 0</td>
<td>OFF</td>
<td>OFF</td>
<td>ON</td>
<td>0.07</td>
<td>0.25</td>
<td>Logic 0</td>
<td>OFF</td>
</tr>
<tr>
<td>Logic 0</td>
<td>Logic 1</td>
<td>OFF</td>
<td>ON</td>
<td>ON</td>
<td>0.63</td>
<td>0.25</td>
<td>Logic 1</td>
<td>ON</td>
</tr>
<tr>
<td>Logic 1</td>
<td>Logic 0</td>
<td>ON</td>
<td>OFF</td>
<td>ON</td>
<td>0.63</td>
<td>0.25</td>
<td>Logic 1</td>
<td>ON</td>
</tr>
<tr>
<td>Logic 1</td>
<td>Logic 1</td>
<td>180</td>
<td>90</td>
<td>ON</td>
<td>0.087</td>
<td>0.25</td>
<td>Logic 0</td>
<td>OFF</td>
</tr>
</tbody>
</table>
similar phase of these signals (phase = 0 deg). This results in amplifying the transmission to be above 100% (175%) and that is regarded as logic 1. The transmission spectrum of the proposed plasmonic XNOR logic gate is shown in Fig. 7(c). Figures 7(d) and 7(e) show the electric field distribution (y-component) when input ports are OFF–ON and when input ports are ON, respectively.


d|

Table 13 Calculation of contrast ratio for the proposed plasmonic XOR logic gate.

<table>
<thead>
<tr>
<th>Input optical power/ port 1 (W)</th>
<th>Input optical power/ port 2 (W)</th>
<th>Input optical power/ port 3 (W)</th>
<th>Total input optical power (W)</th>
<th>Output optical power (W)</th>
<th>Output state</th>
<th>Contrast ratio (dB)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0.07</td>
<td>OFF</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>1.26</td>
<td>ON</td>
<td>12.55</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>1.26</td>
<td>ON</td>
<td>6.84</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>3</td>
<td>0.261</td>
<td>OFF</td>
<td></td>
</tr>
</tbody>
</table>

Fig. 8 (a) and (b) The conventional symbol of an XNOR logic gate and its truth table, respectively. (c) The transmission spectrum of the proposed plasmonic XNOR logic gate at different states according to its truth table. (d) and (e) The electric field distribution (y-component) when input ports are OFF–ON and when input ports are ON, respectively.
respectively. The operation of the proposed plasmonic XNOR logic gate is summarized in Tables 14 and 15.

In Table 15, we express four values for contrast ratio: the first and second values are negative and low, because \( P_{\text{out}}^{\text{OFF}} \) is larger than \( P_{\text{out}}^{\text{ON}} \) and the variance between them is small; and the third and fourth values are high because \( P_{\text{out}}^{\text{ON}} \) is larger than \( P_{\text{out}}^{\text{OFF}} \) and the variance between them is large. The best contrast ratio of this gate can be obtained when the two input ports are in OFF-ON and ON states. As a result, the transmission in ON state is high and exceeds 100% in the fourth state but slightly higher than the threshold value in the first state, which makes the contrast ratio low and negative.

### 4 Comparison between the Proposed Work and the Previous Works

The proposed plasmonic logic gates are compared to the previous papers as depicted in Table 16.

### 5 Conclusion

In this paper, seven plasmonic logic gates have been proposed and realized using 2-D FEM. These gates are NOT, OR, AND, NOR, NAND, XOR, and XNOR. The gates are constructed by the nanoring IMI plasmonic structure. By employing the coupling property between straight stripes and ring resonator waveguides, we can achieve a plasmonic logic gate. By changing the state of the input port(s), the position of the input port(s) and a control port, and the phase of incident light in these ports, we can make the transmission in the output port minimized or maximized according to the required plasmonic logic gate. To give a decision that the proposed plasmonic logic gate is investigating the truth table of one of the logic gates, we have established a threshold value of transmission to distinguish between logic 1 and logic 0 states. The proposed value of transmission threshold is 0.25% or 25%, and choosing this value achieves seven plasmonic logical gates in one structure. Finally, the proposed plasmonic logic gates are considered fundamental building blocks in photonic integrated circuits and all-optical signal-processing systems.
Table 16  Comparison between our proposed plasmonic logic gates and previous papers.

<table>
<thead>
<tr>
<th>Criteria</th>
<th>This paper</th>
<th>Ref. 25</th>
<th>Ref. 26</th>
<th>Ref. 27</th>
<th>Ref. 28</th>
<th>Ref. 29</th>
</tr>
</thead>
<tbody>
<tr>
<td>Software program used</td>
<td>FEM-2D</td>
<td>FDTD-2-D</td>
<td>FDTD-2-D</td>
<td>FDTD-2-D</td>
<td>FDTD-2-D</td>
<td>FDTD-2-D</td>
</tr>
<tr>
<td>Proposed structure</td>
<td>Nanoring IMI plasmonic nanowaveguides</td>
<td>MIM-plasmonic waveguides with nanodisk resonator</td>
<td>Microring MIM plasmonic waveguides</td>
<td>Square microring MIM nonlinear plasmonic waveguides</td>
<td>Plasmonic MIM nanowaveguides with slot cavity resonator</td>
<td>Ring resonator MIM plasmonic waveguides</td>
</tr>
<tr>
<td>Number of proposed logic gates</td>
<td>7 gates</td>
<td>4 gates</td>
<td>1 gate</td>
<td>3 gates</td>
<td>3 gates</td>
<td>2 gates</td>
</tr>
<tr>
<td>Proposed logic gates</td>
<td>NOT, OR, AND, NOR, NAND, XOR, and XNOR</td>
<td>NOT</td>
<td>NOT, AND, and NOR</td>
<td>NOT, OR, and XOR</td>
<td>AND and NOR</td>
<td>AND and NOR</td>
</tr>
<tr>
<td>Realization of proposed plasmonic logic gates</td>
<td>All proposed plasmonic logic gates are realized in one structure</td>
<td>The proposed plasmonic logic gate is realized in two structures</td>
<td>The proposed plasmonic logic gates are realized in two structures</td>
<td>The proposed plasmonic logic gates are realized in one structure</td>
<td>The proposed plasmonic logic gates are realized in one structure</td>
<td></td>
</tr>
<tr>
<td>Size</td>
<td>400 nm × 400 nm</td>
<td>1220 nm × 1120 nm</td>
<td>2.4 μm × 3 μm</td>
<td>750 nm × 900 nm and 1.5 μm × 1.8 μm</td>
<td>760 nm × 600 nm</td>
<td>More than 3 μm × 2 μm</td>
</tr>
<tr>
<td>Operating wavelength(s)</td>
<td>1550 nm</td>
<td>525 nm</td>
<td>850 nm</td>
<td>1535 nm</td>
<td>1535 nm</td>
<td>944 nm and 999 nm</td>
</tr>
<tr>
<td>Dielectric material used</td>
<td>Teflon</td>
<td>Air</td>
<td>Air</td>
<td>SiO₂</td>
<td>Air</td>
<td>Air</td>
</tr>
<tr>
<td>Nobel metal used</td>
<td>Silver</td>
<td>Silver</td>
<td>Silver</td>
<td>Silver</td>
<td>Silver</td>
<td>Silver</td>
</tr>
<tr>
<td>Model of description the relative permittivity of the silver</td>
<td>Johnson and Christy data</td>
<td>Drude model</td>
<td>Drude model</td>
<td>Drude model</td>
<td>Drude model</td>
<td>Drude model</td>
</tr>
<tr>
<td>Criteria</td>
<td>This paper</td>
<td>Ref. 25</td>
<td>Ref. 26</td>
<td>Ref. 27</td>
<td>Ref. 28</td>
<td>Ref. 29</td>
</tr>
<tr>
<td>--------------------------------</td>
<td>-----------------------------</td>
<td>-----------------------------</td>
<td>-----------------------------</td>
<td>-----------------------------</td>
<td>-----------------------------</td>
<td>-----------------------------</td>
</tr>
<tr>
<td>Performance measured</td>
<td>Transmission and contrast ratio</td>
<td>Transmission and contrast ratio</td>
<td>Transmission</td>
<td>Transmission and contrast ratio</td>
<td>Transmission and contrast ratio</td>
<td>Transmission and contrast ratio</td>
</tr>
<tr>
<td>Transmission threshold between ON/OFF states</td>
<td>0.25% or 25%</td>
<td>0.1% or 10%</td>
<td>0.2% or 20%</td>
<td>0.35% or 35%</td>
<td>0.3% or 30%</td>
<td>0.5% or 50% or less</td>
</tr>
<tr>
<td>Maximum transmission %</td>
<td>28.07% at NOT gate, 175% at OR gate, 72% at AND gate, 28.07% at NOR gate, 112.3% at NAND gate, 63% at XOR gate, 175% at XNOR gate</td>
<td>25% at NAND gate, 42% at XOR gate, 25% at XNOR gate</td>
<td>65.35% at NOT gate</td>
<td>70% at NOT gate</td>
<td>70% at NOR gate</td>
<td>90% at AND gate</td>
</tr>
<tr>
<td>Amplifying of transmission</td>
<td>Exists in OR gate, NAND gate, and XNOR gate</td>
<td>Does not exist</td>
<td>Does not exist</td>
<td>Does not exist</td>
<td>Does not exist</td>
<td>Does not exist</td>
</tr>
</tbody>
</table>
References


**Saif H. Abdulnabi** received his graduate degree in electrical engineering from Kufa University, Najaf, Iraq, in 2012, and his MSc degree in electrical engineering/electronic and communications from Baghdad University, Baghdad, Iraq, in 2015, where he is currently a PhD student at the Department of Electrical Engineering, University of Baghdad, Baghdad, Iraq, under the supervision of assistant professor Mohammed N. Abbas, PhD.

**Mohammed N. Abbas** received his BSc and MSc degrees in electrical engineering from the University of Baghdad, Baghdad, Iraq, in 2004 and 2006, respectively, and his PhD in nano science and technology from the National Tsing Hua University, China, in 2011. He is currently an assistant professor at the Department of Electrical Engineering at University of Baghdad. He has published 27 scientific articles and has coauthored one book.