9 June 2015 Reconfigurable architecture for real-time image compression on-board satellites
Author Affiliations +
A high-speed image compression architecture with region-of-interest (ROI) support and with flexible access to compressed data based on the Consultative Committee for Space Data Systems 122.0-B-1 image data compression standard is presented. Modifications of the standard permit a change of compression parameters and the reorganization of the bit stream after compression. An additional index of the compressed data is created, which renders it possible to locate individual parts of the bit stream. On request, stored images can be reassembled according to the application’s needs and as requested by the ground station. Interactive transmission of the compressed data is possible such that overview images can be transmitted first followed by detailed information for the ROI. The architecture was implemented for a Xilinx Virtex-5QV and a single instance is able to compress images at a rate of 200  Mpx/s at a clock frequency of 100 MHz. The design ensures that all parts of the system have a high utilization and parallelism. A Virtex-5QV allows compression of images with a width of up to 4096 px without external memory. The power consumption of the architecture is ∼4  W. This example is one of the fastest implementations yet reported and sufficient for future high-resolution imaging systems.
© 2015 Society of Photo-Optical Instrumentation Engineers (SPIE)
Kristian Manthey, Kristian Manthey, David Krutz, David Krutz, Ben Juurlink, Ben Juurlink, } "Reconfigurable architecture for real-time image compression on-board satellites," Journal of Applied Remote Sensing 9(1), 097497 (9 June 2015). https://doi.org/10.1117/1.JRS.9.097497 . Submission:

Back to Top