High-quality image processing architecture for facsimiles

Keisuke Nakashima; Shin'ichi Shinoda; Yasuyuki Kojima; Yasuro Hori; Toshiaki Nakamura; Noboru Suemori

doi:10.1117/12.55179

1 January 1992 High-quality image processing architecture for facsimiles

Keisuke Nakashima, Shin'ichi Shinoda, Yasuyuki Kojima, Yasuro Hori, Toshiaki Nakamura, Noboru Suemori

Author Affiliations +

Journal of Electronic Imaging, Vol. 1, Issue 1, (January 1992). https://doi.org/10.1117/12.55179

Abstract

A total and coherent image processing architecture for G3/G4/ISDN facsimiles is proposed that features high-quality multi-level processing by means of correlative area scanning and a software-oriented processing architecture. This image processing LSI controller includes a resolution converter and error diffusion halftone processing circuits in 4000 gates. A semi-superfine scanning mode is evaluated, which will be adopted as a new CCITT G3 optional mode.

Citation Download Citation

Keisuke Nakashima, Shin'ichi Shinoda, Yasuyuki Kojima, Yasuro Hori, Toshiaki Nakamura, and Noboru Suemori "High-quality image processing architecture for facsimiles," Journal of Electronic Imaging 1(1), (1 January 1992). https://doi.org/10.1117/12.55179

Published: 1 January 1992

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available