1 January 2001 Real-time field programmable gate array architecture for computer vision
Author Affiliations +
This paper presents an architecture for real-time generic convolution of a mask and an image. The architecture is intended for fast low-level image processing. The field programmable gate array (FPGA)-based architecture takes advantage of the availability of registers in FPGAs to implement an efficient and compact module to process the convolutions. The architecture is designed to minimize the number of accesses to the image memory and it is based on parallel modules with internal pipeline operation in order to improve its performance. The architecture is prototyped in a FPGA, but it can be implemented on dedicated very-large-scale-integrated devices to reach higher clock frequencies. Complexity issues, FPGA resources utilization, FPGA limitations, and real-time performance are discussed. Some results are presented and discussed.
© (2001) Society of Photo-Optical Instrumentation Engineers (SPIE)
Miguel Arias-Estrada, Miguel Arias-Estrada, Cesar Torres-Huitzil, Cesar Torres-Huitzil, } "Real-time field programmable gate array architecture for computer vision," Journal of Electronic Imaging 10(1), (1 January 2001). https://doi.org/10.1117/1.1329341 . Submission:


Matching Perspective Views Of A Polyhedron
Proceedings of SPIE (January 16 1985)
A fast approximate Harris corner detector
Proceedings of SPIE (October 29 2009)
Review Of Machine Vision Architectures
Proceedings of SPIE (April 29 1987)
A method based on edge detection to amend the error...
Proceedings of SPIE (July 10 2009)
Real-time FPGA architectures for computer vision
Proceedings of SPIE (March 20 2000)

Back to Top