1 January 2008 High-speed parallel very large scale integration architecture for global stereo matching
Author Affiliations +
J. of Electronic Imaging, 17(1), 010501 (2008). doi:10.1117/1.2892680
Abstract
Although stereo matching algorithms based on belief propagation (BP) tend to show excellent matching performance, their huge computational complexity has been the major barrier to real-time applications. In this light, we propose a parallel very large scale integration (VLSI) architecture for BP computation, which has only simple integer operations and shows low matching error rate for the Middlebury database.
S. C. Park, Hong Jeong, "High-speed parallel very large scale integration architecture for global stereo matching," Journal of Electronic Imaging 17(1), 010501 (1 January 2008). http://dx.doi.org/10.1117/1.2892680
Submission: Received ; Accepted
JOURNAL ARTICLE
3 PAGES


SHARE
KEYWORDS
Very large scale integration

Image processing

Clocks

Field programmable gate arrays

Parallel computing

Databases

Magnetorheological finishing

Back to Top