2 May 2016 Exploration of preprocessing architectures for field-programmable gate array-based thermal-visual smart camera
Author Affiliations +
J. of Electronic Imaging, 25(4), 041006 (2016). doi:10.1117/1.JEI.25.4.041006
Embedded smart cameras are gaining in popularity for a number of real-time outdoor surveillance applications. However, there are still challenges, i.e., computational latency, variation in illumination, and occlusion. To solve these challenges, multimodal systems, integrating multiple imagers can be utilized. However, trade-off is more stringent requirements on processing and communication for embedded platforms. To meet these challenges, we investigated two low-complexity and high-performance preprocessing architectures for a multiple imagers’ node on a field-programmable gate array (FPGA). In the proposed architectures, majority of the tasks are performed on the thermal images because of the lower spatial resolution. Analysis with different sets of images show that the system with proposed architectures offers better detection performance and can reduce output data from 1.7 to 99 times as compared with full-size images. The proposed architectures can achieve a frame rate of 53 fps, logics utilization from 2.1% to 4.1%, memory consumption 987 to 148 KB and power consumption in the range of 141 to 163 mW on Artix-7 FPGA. This concludes that the proposed architectures offer reduced design complexity and lower processing and communication requirements while retaining the configurability of the system.
© 2016 SPIE and IS&T
Muhammad Imran, Bernhard Rinner, Sajjad Zandi Zand, Mattias O'Nils, "Exploration of preprocessing architectures for field-programmable gate array-based thermal-visual smart camera," Journal of Electronic Imaging 25(4), 041006 (2 May 2016). https://doi.org/10.1117/1.JEI.25.4.041006

Back to Top