19 March 2012 Escaping death: single-patterning contact printing for 32/28-nm logic technology nodes
Author Affiliations +
As 193-nm immersion lithography is extended indefinitely to sustain technology roadmaps, there is increasing pressure to contain escalating lithography costs by identifying patterning solutions that can minimize the use of multiple-pass processes. Contact patterning for the 32/28-nm technology nodes has been greatly facilitated by the just-in-time introduction of new process enablers that allow the support of flexible foundry-oriented ground rules alongside high-performance technology, without inhibiting migration to a single-pass patterning process. The incorporation of device-based performance metrics, along with rigorous patterning and structural variability studies, was critical in the evaluation of material innovation for improved resolution and CD shrink. Additionally, novel design changes for single patterning incorporating mask optimization efforts, along with new capability in data preparation, were assessed to allow for minimal impact of implementation of a single patterning contact process late in the 32-nm and 28-nm development cycles. In summary, this paper provides a comprehensive study of what it takes to turn a contact-level double-patterning process into a single-patterning process consisting of design and data manipulation, as well as wafer manufacturing aspects, together with many results.
© 2012 Society of Photo-Optical Instrumentation Engineers (SPIE)
Bradley Morgenfeld, Bradley Morgenfeld, Ian Stobert, Ian Stobert, Ju Jin An, Ju Jin An, Massud A. Aminpur, Massud A. Aminpur, Colin J. Brodsky, Colin J. Brodsky, Alan Thomas, Alan Thomas, Henning Haffner, Henning Haffner, Martin Ostermayr, Martin Ostermayr, Hideki Kanai, Hideki Kanai, Norman Chen, Norman Chen, } "Escaping death: single-patterning contact printing for 32/28-nm logic technology nodes," Journal of Micro/Nanolithography, MEMS, and MOEMS 11(1), 013010 (19 March 2012). https://doi.org/10.1117/1.JMM.11.1.013010 . Submission:


Double-patterning-friendly OPC
Proceedings of SPIE (March 16 2009)
Paving the way to a full chip gate level double...
Proceedings of SPIE (October 29 2007)

Back to Top