25 September 2013 Plasma treatments to improve line-width roughness during gate patterning
Author Affiliations +
J. of Micro/Nanolithography, MEMS, and MOEMS, 12(4), 041304 (2013). doi:10.1117/1.JMM.12.4.041304
The major issue related to line width roughness (LWR) is the significant LWR of the photoresist patterns printed by 193-nm lithography that is partially transferred into the gate stack during the subsequent plasma etching steps. The strategy used today to overcome this issue is to apply postlithography treatments to reduce photoresist pattern LWR before transfer. In this article, we investigate the impact of various plasma treatments (HBr, H 2 , He, Ar) on the minimization of the LWR of dense and isolated photoresist patterns and its transfer during gate patterning. To do so, we use critical dimension scanning electron microscopy measurements combined with power spectrum density fitting method to extract unbiased LWR values and provide a spectral analysis of the LWR. We show that plasma treatments that lead to carbon redeposition from the gas phase on the resist pattern sidewalls are less efficient to reduce LWR than plasma treatments where the redeposition is limited. Among all plasma chemistries, H 2 plasmas seem very promising to decrease resist LWR in the whole spectral range, while maintaining square resist profiles. In addition, we show that all frequency roughness components are not equally transferred during gate patterning, and more particularly that the high frequency roughness components are lost.
© 2013 Society of Photo-Optical Instrumentation Engineers (SPIE)
Laurent M. Azarnouche, Erwine Pargon, Kevin Menguelti, Marc Fouchier, Melisa Brihoum, Raphael Ramos, Olivier Joubert, Pascal Gouraud, Christophe Verove, "Plasma treatments to improve line-width roughness during gate patterning," Journal of Micro/Nanolithography, MEMS, and MOEMS 12(4), 041304 (25 September 2013). https://doi.org/10.1117/1.JMM.12.4.041304

Line width roughness


Vacuum ultraviolet

Plasma treatment

Optical lithography


Photoresist materials


Anti-spacer double patterning
Proceedings of SPIE (March 27 2014)
Etch challenges for 1xnm NAND flash
Proceedings of SPIE (March 16 2012)
High Si content BARC for dual BARC systems such as...
Proceedings of SPIE (April 01 2009)

Back to Top