27 February 2014 Metrology needs for through-silicon via fabrication
Author Affiliations +
Abstract
This paper focuses on the metrology needs and challenges of through-silicon via (TSV) fabrication, consisting of TSV etch, liner, barrier, and seed (L/B/S) depositions, copper plating, and copper chemical mechanical planarization. These TSVs, with typical dimensions within a factor of two or so of ≈5  μm  ×50  μm (diameter×depth ), present an innovative set of metrology challenges because of the high aspect ratio and large feature sizes. The metallization deposition process includes thin layers of L/B/S metal; metrology for these layers determines whether there is complete coverage of the sidewalls. Metrology for the fill step includes verifying that the TSVs are deposited without voids and that the extent of stress on the surrounding silicon does not exceed acceptable limits.
© 2014 Society of Photo-Optical Instrumentation Engineers (SPIE)
Victor H. Vartanian, Victor H. Vartanian, Richard A. Allen, Richard A. Allen, Larry Smith, Larry Smith, Klaus Hummler, Klaus Hummler, Steve Olson, Steve Olson, Brian C. Sapp, Brian C. Sapp, } "Metrology needs for through-silicon via fabrication," Journal of Micro/Nanolithography, MEMS, and MOEMS 13(1), 011206 (27 February 2014). https://doi.org/10.1117/1.JMM.13.1.011206 . Submission:
JOURNAL ARTICLE
10 PAGES


SHARE
RELATED CONTENT

Through Silicon Vias (TSVs) for 3D readout of ASIC for...
Proceedings of SPIE (September 14 2017)
MEMS applications of porous silicon
Proceedings of SPIE (November 20 2001)
Low Voltage Sem Metrology For Pilot Line Applications
Proceedings of SPIE (April 16 1987)
Directly electroplated microstructure
Proceedings of SPIE (April 05 2001)

Back to Top