23 May 2017 Ge/IIIV fin field-effect transistor common gate process and numerical simulations
Author Affiliations +
This study investigates the manufacturing process of thermal atomic layer deposition (ALD) and analyzes its thermal and physical mechanisms. Moreover, experimental observations and computational fluid dynamics (CFD) are both used to investigate the formation and deposition rate of a film for precisely controlling the thickness and structure of the deposited material. First, the design of the TALD system model is analyzed, and then CFD is used to simulate the optimal parameters, such as gas flow and the thermal, pressure, and concentration fields, in the manufacturing process to assist the fabrication of oxide–semiconductors and devices based on them, and to improve their characteristics. In addition, the experiment applies ALD to grow films on Ge and GaAs substrates with three-dimensional (3-D) transistors having high electric performance. The electrical analysis of dielectric properties, leakage current density, and trapped charges for the transistors is conducted by high- and low-frequency measurement instruments to determine the optimal conditions for 3-D device fabrication. It is anticipated that the competitive strength of such devices in the semiconductor industry will be enhanced by the reduction of cost and improvement of device performance through these optimizations.
© 2017 Society of Photo-Optical Instrumentation Engineers (SPIE)
Bo-Yuan Chen, Jiann-Lin Chen, Chun-Lin Chu, Guangli Luo, Shyong Lee, Edward Yi Chang, "Ge/IIIV fin field-effect transistor common gate process and numerical simulations," Journal of Micro/Nanolithography, MEMS, and MOEMS 16(2), 024501 (23 May 2017). https://doi.org/10.1117/1.JMM.16.2.024501 . Submission: Received: 9 February 2017; Accepted: 1 May 2017
Received: 9 February 2017; Accepted: 1 May 2017; Published: 23 May 2017

Back to Top