1 January 2007 Dry etching for the correction of gap-induced blurring and improved pattern resolution in nanostencil lithography
Author Affiliations +
J. of Micro/Nanolithography, MEMS, and MOEMS, 6(1), 013005 (2007). doi:10.1117/1.2435273
Abstract
We present nanostencil lithography as a new and parallel nanopatterning technique for batch fabrication of micro/nanoelectromechanical systems (MEMS/NEMS) with high throughput and resolution. We use nanostencil lithography for the purpose of integrating nanomechanical resonators into complementary metal-oxide semiconductor (CMOS) circuits. When patterning nonflat substrates, which is the case of CMOS wafers, the gap between the nanostencil membrane and the surface induces a pattern blurring that constitutes an intrinsic limitation to the maximum achievable resolution. In our case, the lateral blurring is on the order of 150 nm on each side. We present here a remedy to this limitation that is based on a corrective dry etching step that removes the excess material and which recovers the designed pattern dimensions. As a demonstration, we succeed in the patterning of an entire 100-mm-diam wafer with nanomechanical devices having lateral dimensions in the range of 200 nm.
J. Arcamone, A. Sanchez-Amores, Josep Montserrat, M. A. F. van de Boogaart, Juergen P. Brugger, Francesc Pérez-Murano, "Dry etching for the correction of gap-induced blurring and improved pattern resolution in nanostencil lithography," Journal of Micro/Nanolithography, MEMS, and MOEMS 6(1), 013005 (1 January 2007). https://doi.org/10.1117/1.2435273
JOURNAL ARTICLE
7 PAGES


SHARE
RELATED CONTENT

Thin film front protection of CMOS wafers against KOH
Proceedings of SPIE (September 08 1998)
SCALPEL mask blank fabrication
Proceedings of SPIE (August 30 1999)
Role of RIE in microchip bond pad corrosion
Proceedings of SPIE (September 12 1996)

Back to Top