1 July 2011 Correlator receiver architecture with PnpN optical thyristor operating as optical hard-limiter
Tae-Gu Kang, Su Ho Lee, Soonchul Park
Author Affiliations +
Abstract
We propose novel correlator receiver architecture with a PnpN optical thyristor operating as optical hard-limiter, and demonstrate a multiple-access interference rejection of the proposed correlator receiver. The proposed correlator receiver is composed of the 1×2 splitter, optical delay line, 2×1 combiner, and fabricated PnpN optical thyristor. The proposed correlator receiver enhances the system performance because it excludes some combinations of multiple-access interference patterns from causing errors as in optical code-division multiple access systems with conventional optical receiver shown in all previous works. It is found that the proposed correlator receiver can fully reject the interference signals generated by decoding processing and multiple access for two simultaneous users.
©(2011) Society of Photo-Optical Instrumentation Engineers (SPIE)
Tae-Gu Kang, Su Ho Lee, and Soonchul Park "Correlator receiver architecture with PnpN optical thyristor operating as optical hard-limiter," Optical Engineering 50(7), 075004 (1 July 2011). https://doi.org/10.1117/1.3599875
Published: 1 July 2011
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Receivers

Optical correlators

Signal processing

Signal detection

Channel projecting optics

Binary data

Optical engineering

RELATED CONTENT


Back to Top