1 August 1984 Automatic Flatness Tester For Very Large Scale Integrated Circuit Wafers
Author Affiliations +
Abstract
A high speed automatic flatness analysis system for very large scale integrated circuit wafers has been developed. By using the Fizeau interferometer, a contour map of a silicon wafer is generated, which is then analyzed with a digital image processing system. A special hardware system that performs basic image processing operations, including fringe-peak detection, fringe thinning, fringe-order labeling, local averaging, and so on, was developed. Warpage and undulation of the wafer, which are represented by special indices, are estimated. The surface is not contacted at all during measurement.
Toyohiko Yatagai, Toyohiko Yatagai, Shigeru Inaba, Shigeru Inaba, Hideki Nakano, Hideki Nakano, Masane Suzuki, Masane Suzuki, } "Automatic Flatness Tester For Very Large Scale Integrated Circuit Wafers," Optical Engineering 23(4), 234401 (1 August 1984). https://doi.org/10.1117/12.7973308 . Submission:
JOURNAL ARTICLE
5 PAGES


SHARE
RELATED CONTENT


Back to Top