1 July 1986 Multidimensional Video Image Processing Architecture
James H. Arbeiter
Author Affiliations +
Abstract
The Burt pyramid is an efficient algorithm that produces a multiresolution bandpass representation of image information. Since the pyramid is a potentially powerful tool for advanced television image processing, a pyramid processor has been designed and constructed to perform both the decomposition and reconstruction processes of the algorithm on digitized television signals in real time. The processor features a novel cascaded-filter pipeline architecture that achieves the performance of high-order filters through the repetitive use of low-order filters by resampling. In addition, each successive lower-spatial-frequency band is calculated from previously computed bands, while the linear sampling density is reduced by two per dimension to eliminate redundant information that is wasteful of both memory storage and processing time. Because the architecture is modular, highly structured, and arithmetically well-behaved, it is attractive for VLSI implementation.
James H. Arbeiter "Multidimensional Video Image Processing Architecture," Optical Engineering 25(7), 257875 (1 July 1986). https://doi.org/10.1117/12.7973923
Published: 1 July 1986
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication and 4 patents.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Image processing

Signal processing

Reconstruction algorithms

Video

Video processing

Televisions

Data storage

RELATED CONTENT

A Hierarchical HDTV Coding System Using A DPCM-PCM Approach
Proceedings of SPIE (October 25 1988)
The Challenge Of VLSI Technology To Video Communications
Proceedings of SPIE (January 18 1988)
Modification of boundaries of wigs in HDTV period dramas
Proceedings of SPIE (February 29 2000)
VLSI Architectures For Block Matching Algorithms
Proceedings of SPIE (October 25 1988)
NTSC-CIF Mutual Conversion Processor
Proceedings of SPIE (November 01 1989)
Classification of multimedia processors
Proceedings of SPIE (December 21 1998)

Back to Top