1 June 1990 Parallel optical logic gates using one-dimensional spatial encoding
Author Affiliations +
Abstract
Logic gate processing with a new configuration of coding cells using one-dimensional spatial encoding cells is proposed. Applications of the proposed method, i.e., an optical array processor that can perform parallel operation of addition and subtraction for two binary variables without considering the carry mechanism, and gray-level image processing are presented. Experimental verifications are also performed.
Erning Wihardjo, Demas S.E.F. Sanger, "Parallel optical logic gates using one-dimensional spatial encoding," Optical Engineering 29(6), (1 June 1990). https://doi.org/10.1117/12.55626
JOURNAL ARTICLE
6 PAGES


SHARE
RELATED CONTENT

Morphological Cellular Logic Image Processor Architectures
Proceedings of SPIE (January 09 1984)
TSE Computers - A Means For Massively Parallel Computations
Proceedings of SPIE (January 12 1977)
Optical Logic Array Processor
Proceedings of SPIE (April 15 1983)
Microprocessor Arrays For Parallel Pattern Recognition
Proceedings of SPIE (December 08 1977)

Back to Top