1 September 1997 Pipelined time-division multiplexing optical bus with conditional delays
Author Affiliations +
Optical Engineering, 36(9), (1997). doi:10.1117/1.601494
Abstract
A new pipelined time-division multiplexing optical bus for implementing a linear-array parallel computer architecture is proposed. In this system, switches are introduced on the receiving segment of the bus to control the signal delays on the optical waveguide. The states of switches are dynamically programmable under the control of processors according to computation needs. In conjunction with coincident pulse processor addressing technique, the reconfigurability of signal delays becomes an integral part of parallel computation, as demonstrated by parallel algorithm design examples. The linear processor arrays based on such buses can be used as building blocks to construct parallel architectures of higher dimensions to achieve improved scalability and performance.
Yueming Li, Yi Pan, Si Qing Zheng, "Pipelined time-division multiplexing optical bus with conditional delays," Optical Engineering 36(9), (1 September 1997). http://dx.doi.org/10.1117/1.601494
JOURNAL ARTICLE
8 PAGES


SHARE
KEYWORDS
Switches

Waveguides

Time division multiplexing

Head

Computer architecture

Optical interconnects

Array processing

RELATED CONTENT

Network on electro-optical printed circuit board
Proceedings of SPIE (December 05 2005)
Importance of intraocular pressure in glaucoma
Proceedings of SPIE (June 18 1999)
Waveguide hologram star couplers
Proceedings of SPIE (December 01 1991)
Broadly tunable DBR-free semiconductor disk laser
Proceedings of SPIE (March 10 2016)
Adaptive whitening filters for small target detection
Proceedings of SPIE (August 25 1992)

Back to Top