1 March 1999 Graphical approach for multiple values logic minimization
Author Affiliations +
Abstract
Multiple valued logic (MVL) is sought for designing high complexity, highly compact, parallel digital circuits. However, the practical realization of an MVL-based system is dependent on optimization of cost, which directly affects the optical setup. We propose a minimization technique for MVL logic optimization based on graphical visualization, such as a Karnaugh map. The proposed method is utilized to solve signed-digit binary and trinary logic minimization problems. The usefulness of the minimization technique is demonstrated for the optical implementation of MVL circuits.
Abdul Ahad Sami Awwal, Abdul Ahad Sami Awwal, Khan M. Iftekharuddin, Khan M. Iftekharuddin, } "Graphical approach for multiple values logic minimization," Optical Engineering 38(3), (1 March 1999). https://doi.org/10.1117/1.602123 . Submission:
JOURNAL ARTICLE
6 PAGES


SHARE
RELATED CONTENT

Symbolic Substitution Methods For Optical Computing
Proceedings of SPIE (February 07 1988)
Fast optical digital arithmetic processors
Proceedings of SPIE (August 31 1990)

Back to Top