1 October 2005 Application based on dynamic reconfiguration of field-programmable gate arrays: JPEG 2000 arithmetic decoder
Author Affiliations +
Optical Engineering, 44(10), 107001 (2005). doi:10.1117/1.2075247
Abstract
This paper describes the implementation of a part of the JPEG 2000 algorithm (MQ decoder and arithmetic decoder) on a field-programmable gate array (FPGA) board by using dynamic reconfiguration. A comparison between static and dynamic reconfiguration is presented, and new analysis criteria (spatiotemporal efficiency, logic cost, and performance time) have been defined. The MQ decoder and arithmetic decoder are attractive for dynamic reconfiguration implementation in applications without parallel processing. This implementation is done on an architecture designed to study the dynamic reconfiguration of FPGAs: the ARDOISE architecture. The obtained implementation, based on four partial configurations of the arithmetic decoder, allows one to reduce the number of logic cells significantly (by 57%) in comparison with static implementation.
Sophie Bouchoux, El-Bay Bourennane, "Application based on dynamic reconfiguration of field-programmable gate arrays: JPEG 2000 arithmetic decoder," Optical Engineering 44(10), 107001 (1 October 2005). http://dx.doi.org/10.1117/1.2075247
JOURNAL ARTICLE
6 PAGES


SHARE
KEYWORDS
Field programmable gate arrays

Logic

Image compression

Optical engineering

Binary data

Parallel processing

Medical imaging

RELATED CONTENT

SXGA resolution IR sensor-STAIRS C
Proceedings of SPIE (July 29 2002)
Overlaid caption extraction in news video based on SVM
Proceedings of SPIE (November 15 2007)
Halftoning on the wavelet domain
Proceedings of SPIE (January 13 2003)

Back to Top