1 March 2008 Parallel-shift register and binary multiplier using optical hardware components
Author Affiliations +
Abstract
An optical four-bit parallel-shift register that consists of four serially connected optical flip-flop memories is driven by common clock pulses. Each optical flip-flop consists of two coupled polarization switches that share an all-optical demultiplexer, which makes the optical flip-flops easily connected with each other to form a parallel-shift register. The optical flip-flops are controlled by clock pulses. The parallel-shift register and an optical parallel adder are used to demonstrate an all-optical binary multiplier and its optical control circuit. The concept is demonstrated at an operation speed of 10 MHz for registers and 1 MHz for a multiplier, which is limited by long laser cavities formed by the optical fiber.
© (2008) Society of Photo-Optical Instrumentation Engineers (SPIE)
Tamer Abdel Rahman Abd El-Moniem, Tamer Abdel Rahman Abd El-Moniem, Rabil Abd Rabou, Rabil Abd Rabou, El_Sayed M. Saad, El_Sayed M. Saad, } "Parallel-shift register and binary multiplier using optical hardware components," Optical Engineering 47(3), 035201 (1 March 2008). https://doi.org/10.1117/1.2898632 . Submission:
JOURNAL ARTICLE
6 PAGES


SHARE
RELATED CONTENT

1.114-gb/s time/space division switch system
Proceedings of SPIE (September 30 1990)
Compact optical switch for high-speed demultiplexing
Proceedings of SPIE (April 12 1999)

Back to Top