1 August 2011 Robust symmetrical number system preprocessing for minimizing encoding errors in photonic analog-to-digital converters
Author Affiliations +
Abstract
A photonic analog-to-digital converter (ADC) preprocessing architecture based on the robust symmetrical number system (RSNS) is presented. The RSNS preprocessing architecture is a modular scheme in which a modulus number of comparators are used at the output of each Mach-Zehnder modulator channel. The number of comparators with a logic 1 in each channel represents the integer values within each RSNS modulus sequence. When considered together, the integers within each sequence change one at a time at the next code position, resulting in an integer Gray code property. The RSNS ADC has the feature that the maximum nonlinearity is less than a least significant bit (LSB). Although the observed dynamic range (greatest length of combined sequences that contain no ambiguities) of the RSNS ADC is less than the optimum symmetrical number system ADC, the integer Gray code properties make it attractive for error control. A prototype is presented to demonstrate the feasibility of the concept and to show the important RSNS property that the largest nonlinearity is always less than a LSB. Also discussed are practical considerations related to multi-gigahertz implementations.
© (2011) Society of Photo-Optical Instrumentation Engineers (SPIE)
Mylene R. Arvizo, James Calusdian, Phillip E. Pace, Kenneth B. Hollinger, "Robust symmetrical number system preprocessing for minimizing encoding errors in photonic analog-to-digital converters," Optical Engineering 50(8), 084602 (1 August 2011). https://doi.org/10.1117/1.3609801 . Submission:
JOURNAL ARTICLE
12 PAGES


SHARE
Back to Top