New systolic array processor architecture for simultaneous discrete convolution of an image plane with multiple filter coefficient sets

Albert T. Wong; James Robert Heath; Michael E. Lhamon

doi:10.1117/1.2710469

1 January 2007 New systolic array processor architecture for simultaneous discrete convolution of an image plane with multiple filter coefficient sets

Albert T. Wong, James Robert Heath, Michael E. Lhamon

Author Affiliations +

Journal of Electronic Imaging, Vol. 16, Issue 1, 013014 (January 2007). https://doi.org/10.1117/1.2710469

Abstract

A new high-performance scalable systolic array processor architecture module for implementation of the two-dimensional discrete convolution algorithm on an (i×j) pixel input image plane (IP) using an (n×n) filter coefficient (FC) plane is first presented. The module generates one convoluted output image (OI) plane pixel per system clock cycle for an (n×n) FC plane using a level of r hardware resources. Second, the architecture is extended in a modular scalable manner to allow simultaneous convolution of a single IP, with k different (n×n) FC planes, such that k convoluted OI plane pixels are generated each system clock cycle, utilizing less than (k*r) hardware resources. The new convolution architecture may be implemented to an ASIC or programmable logic device (PLD) platform. Results of synthesizing and implementing the proposed architecture are shown, illustrating the scalability of the new convolution architecture relative to k. Results from postimplementation virtual hardware prototype simulation testing and from testing a PLD-based experimental hardware prototype are shown that validate correct functional and performance operation of the new convolution architecture module.

©(2007) Society of Photo-Optical Instrumentation Engineers (SPIE)

Citation Download Citation

Albert T. Wong, James Robert Heath, and Michael E. Lhamon "New systolic array processor architecture for simultaneous discrete convolution of an image plane with multiple filter coefficient sets," Journal of Electronic Imaging 16(1), 013014 (1 January 2007). https://doi.org/10.1117/1.2710469

Published: 1 January 2007

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members: $24.00

Non-members: $28.00 ADD TO CART

JOURNAL ARTICLE
16 PAGES

DOWNLOAD PAPER SAVE TO MY LIBRARY

GET CITATION

RIGHTS & PERMISSIONS

Get copyright permission Get copyright permission on Copyright Marketplace

KEYWORDS

Convolution

Clocks

Image processing

Computer architecture

Prototyping

Array processing

Field programmable gate arrays

Show All Keywords

Keywords/Phrases

Search In:

Publication Years