1 July 2010 Field-programmable gate array-based hardware architecture for image processing with complementary metal-oxide-semiconductor image sensor
Zhiwei Ge, Suying Yao, Jiangtao Xu
Author Affiliations +
Abstract
We present a field-programmable gate array (FPGA)-based hardware architecture for image processing as well as novel algorithms for fast autoexposure control and color filter array (CFA) demosaicing utilizing a CMOS image sensor (CIS). The proposed hardware architecture includes basic color processing functions of black-level correction, noise reduction, autoexposure control, auto-white-balance adjustment, CFA demosaicing, and gamma correction while applying advanced peripheral bus architecture to implement the hardware architecture. The speed of traditional autoexposure control algorithms to reach a proper exposure level is so slow that it is necessary to develop a fast autoexposure control method. Based on the optical-electrical characteristics of the CIS, we present a fast auto-exposure-control algorithm that can guarantee speed and accuracy. To ensure the peak SNR performance of the demosaiced images of the CIS and reduce the computational cost at the same time, the proposed demosaicing algorithm improves on the adaptive edge-sensitive algorithm and the fuzzy assignment algorithm. The experimental results show that the proposed hardware architecture works well on the FPGA development board and produces better quality images.
©(2010) Society of Photo-Optical Instrumentation Engineers (SPIE)
Zhiwei Ge, Suying Yao, and Jiangtao Xu "Field-programmable gate array-based hardware architecture for image processing with complementary metal-oxide-semiconductor image sensor," Journal of Electronic Imaging 19(3), 033014 (1 July 2010). https://doi.org/10.1117/1.3483904
Published: 1 July 2010
Lens.org Logo
CITATIONS
Cited by 1 scholarly publication.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Image processing

Image quality

Algorithm development

Copper indium disulfide

Field programmable gate arrays

Detection and tracking algorithms

Fuzzy logic

RELATED CONTENT

Efficient convolution algorithm for VLIW media processors
Proceedings of SPIE (December 21 1998)
Image Matching Algorithms
Proceedings of SPIE (July 22 1985)
Synthetic multisensor database generation and validation
Proceedings of SPIE (September 01 1990)
Signal processor packaging design
Proceedings of SPIE (October 20 1993)
A scalable multi FPGA framework for real time digital signal...
Proceedings of SPIE (September 02 2009)

Back to Top