Electrical assessment of lithographic gate line-end patterning

Puneet Gupta; Kwangok Jeong; Andrew B. Kahng; Chul-Hong Park

doi:10.1117/1.3452319

1 April 2010 Electrical assessment of lithographic gate line-end patterning

Puneet Gupta, Kwangok Jeong, Andrew B. Kahng, Chul-Hong Park

Journal of Micro/Nanolithography, MEMS, and MOEMS, Vol. 9, Issue 2, 023014 (April 2010). https://doi.org/10.1117/1.3452319

Abstract

Line-end pullback is a major source of patterning problems in low-k₁ lithography. Lithographers have been well-served by geometric metrics such as critical dimension (CD) at a gate edge; however, the ever-rising contribution of line-end extension to layout area necessitates reduced pessimism in qualification of line-end patterning. Electrically aware metrics for line-end extension can be helpful in this regard. The device threshold voltage is, with nominal patterning, a weak function of line-end shapes. However, the electrical impact of line-end shapes can increase with overlay errors, since displaced line-end extensions can be enclosed in the transistor channel, and nonideal line-end shape will manifest as an additional gate CD variation. We propose a super-ellipse parameterization that enables exploration of a large variety of line-end shapes. Based on a gate capacitance model that includes the fringe capacitance due to the line-end extension, we model line-end-dependent incremental current ΔI_on and ΔI_off to reflect inverse narrow width effect. Last, we calculate the I_on and I_off considering line-end shapes as well as line-end extension length, and we define a new electrical metric for line-end extension-namely, the expected change in I_on or I_off under a given overlay error distribution. Our model accuracy is within 0.47% and 1.28% for I_on and I_off, respectively, compared to 3-D TCAD simulation in a typical 45-nm process. Using our proposed electrical metric, we are able to quantify the electrical impact of optical proximity correction, lithography, and design rule parameters, and we can quantify trade-offs between cost and electrical characteristics.

©(2010) Society of Photo-Optical Instrumentation Engineers (SPIE)

Citation Download Citation

Puneet Gupta, Kwangok Jeong, Andrew B. Kahng, and Chul-Hong Park "Electrical assessment of lithographic gate line-end patterning," Journal of Micro/Nanolithography, MEMS, and MOEMS 9(2), 023014 (1 April 2010). https://doi.org/10.1117/1.3452319

Published: 1 April 2010

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available