Design-Process-Technology Co-optimization for Manufacturability X

Luigi Capodieci
Jason P. Cain
Editors

24–25 February 2016
San Jose, California, United States

Sponsored by
SPIE

Cosponsored by
Hitachi High Technologies America, Inc. (United States)

Published by
SPIE

Volume 9781
## Contents

<table>
<thead>
<tr>
<th>SESSION 1</th>
<th>LAYOUT OPTIMIZATION AND DESIGN RESTRICTIONS</th>
</tr>
</thead>
<tbody>
<tr>
<td>9781 02</td>
<td>Toward the 5nm technology: layout optimization and performance benchmark for logic/SRAMs using lateral and vertical GAA FETs (Invited Paper) [9781-1]</td>
</tr>
<tr>
<td>9781 03</td>
<td>Structural design, layout analysis and routing strategy for constructing IC standard cells using emerging 3D vertical MOSFETs [9781-2]</td>
</tr>
<tr>
<td>9781 04</td>
<td>Directed self-assembly aware restricted design rule and its impact on design ability [9781-3]</td>
</tr>
<tr>
<td>9781 05</td>
<td>Integrated routing and fill for self-aligned double patterning (SADP) using grid-based design [9781-4]</td>
</tr>
<tr>
<td>9781 06</td>
<td>Integrated layout based Monte-Carlo simulation for design arc optimization [9781-5]</td>
</tr>
<tr>
<td>9781 07</td>
<td>Impact of EUV patterning scenario on different design styles and their ground rules for 7nm/5nm node BEOL layers [9781-6]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SESSION 2</th>
<th>LAYOUT ANALYTICS</th>
</tr>
</thead>
<tbody>
<tr>
<td>9781 08</td>
<td>Methodology for analyzing and quantifying design style changes and complexity using topological patterns (Invited Paper) [9781-7]</td>
</tr>
<tr>
<td>9781 09</td>
<td>Methodology to extract, data mine and score geometric constructs from physical design layouts for analysis and applications in semiconductor manufacturing [9781-8]</td>
</tr>
<tr>
<td>9781 0A</td>
<td>Using pattern enumeration to accelerate process development and ramp yield [9781-9]</td>
</tr>
<tr>
<td>9781 0B</td>
<td>Optimization of self-aligned double patterning (SADP)-compliant layout designs using pattern matching for 10nm technology nodes and beyond [9781-10]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SESSION 3</th>
<th>DESIGN AND LITHO OPTIMIZATION: JOINT SESSION WITH CONFERENCES 9780 AND 9781</th>
</tr>
</thead>
<tbody>
<tr>
<td>9781 0C</td>
<td>Hybrid hotspot detection using regression model and lithography simulation [9781-12]</td>
</tr>
<tr>
<td>SESSION 4</td>
<td>CIRCUIT MODELING</td>
</tr>
<tr>
<td>-----------</td>
<td>-------------------</td>
</tr>
<tr>
<td>9781 0D</td>
<td>Variability-aware compact modeling and statistical circuit validation on SRAM test array [9781-13]</td>
</tr>
<tr>
<td>9781 0E</td>
<td>Impacts of process variability of alternating-material self-aligned multiple patterning on SRAM circuit performance [9781-14]</td>
</tr>
<tr>
<td>9781 0F</td>
<td>Modeling interconnect corners under double patterning misalignment [9781-15]</td>
</tr>
<tr>
<td>9781 0G</td>
<td>Model-based CMP aware RC extraction of interconnects in 16nm designs [9781-16]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SESSION 5</th>
<th>HOTSPOT DETECTION AND REMOVAL</th>
</tr>
</thead>
<tbody>
<tr>
<td>9781 0H</td>
<td>Automatic layout feature extraction for lithography hotspot detection based on deep neural network (Invited Paper) [9781-17]</td>
</tr>
<tr>
<td>9781 0I</td>
<td>Pattern-based DTCO flow for early estimation of lithographic difficulty using optical image processing [9781-18]</td>
</tr>
<tr>
<td>9781 0J</td>
<td>A random approach of test macro generation for early detection of hotspots [9781-19]</td>
</tr>
<tr>
<td>9781 0K</td>
<td>Hotspot detection and removal flow using multi-level silicon-calibrated CMP models [9781-20]</td>
</tr>
<tr>
<td>9781 0L</td>
<td>Migrating from older to newer technology nodes and discovering the process weak-points [9781-21]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SESSION 6</th>
<th>MULTIPLE PATTERNING AND DIRECTED SELF-ASSEMBLY</th>
</tr>
</thead>
<tbody>
<tr>
<td>9781 0M</td>
<td>Triple/quadruple patterning layout decomposition via novel linear programming and iterative rounding [9781-22]</td>
</tr>
<tr>
<td>9781 0N</td>
<td>Design strategy for integrating DSA via patterning in sub-7 nm interconnects [9781-23]</td>
</tr>
<tr>
<td>9781 0O</td>
<td>Enablement of DSA for VIA layer with a metal SIT process flow [9781-24]</td>
</tr>
<tr>
<td>9781 0P</td>
<td>Layout decomposition and synthesis for a modular technology to solve the edge-placement challenges by combining selective etching, direct stitching, and alternating-material self-aligned multiple patterning processes [9781-25]</td>
</tr>
<tr>
<td>9781 0Q</td>
<td>Metal stack optimization for low-power and high-density for N7-N5 [9781-45]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>SESSION 7</th>
<th>DESIGN INTERACTION WITH METROLOGY: JOINT SESSION WITH CONFERENCES 9778 AND 9781</th>
</tr>
</thead>
<tbody>
<tr>
<td>9781 0R</td>
<td>The new analysis method of PWQ in the DRAM pattern [9781-27]</td>
</tr>
<tr>
<td>Session 8</td>
<td>Process and Yield Modeling</td>
</tr>
<tr>
<td>----------</td>
<td>---------------------------</td>
</tr>
<tr>
<td>9781 0S</td>
<td>Verification and application of multi-source focus quantification [9781-28]</td>
</tr>
<tr>
<td>9781 0T</td>
<td>A comparative study on the yield performance of via landing and direct stitching processes for 2D pattern connection [9781-29]</td>
</tr>
<tr>
<td>9781 0U</td>
<td>Estimate design sensitivity to process variation for the 14nm node [9781-30]</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Interactive Poster Session</th>
</tr>
</thead>
<tbody>
<tr>
<td>9781 0V</td>
</tr>
<tr>
<td>9781 0W</td>
</tr>
<tr>
<td>9781 0X</td>
</tr>
<tr>
<td>9781 0Y</td>
</tr>
<tr>
<td>9781 0Z</td>
</tr>
<tr>
<td>9781 10</td>
</tr>
<tr>
<td>9781 11</td>
</tr>
<tr>
<td>9781 12</td>
</tr>
<tr>
<td>9781 13</td>
</tr>
<tr>
<td>9781 14</td>
</tr>
<tr>
<td>9781 15</td>
</tr>
<tr>
<td>9781 16</td>
</tr>
<tr>
<td>9781 17</td>
</tr>
<tr>
<td>9781 18</td>
</tr>
</tbody>
</table>
Authors

Numbers in the index correspond to the last two digits of the six-digit citation identifier (CID) article numbering system used in Proceedings of SPIE. The first four digits reflect the volume number. Base 36 numbering is employed for the last two digits and indicates the order of articles within the volume. Numbers start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B...0Z, followed by 10-1Z, 20-2Z, etc.

Ali, Hussein, 0W
Al-Imam, Mohamed, 0J
Amir, Nuriel, 18
Asada, Kunihiro, 10
Asthana, Abhishek, 12
Baert, R., 0Q
Bahr, Mohamed, 14
Baldick, Ross, 0M
Ban, Yongchan, 0G
Batarseh, Fadi, 09
Bekaert, Joost, 0N
Bonnecaze, Roger T., 11
Bravo, Jaime, 09, 0K
Cain, Jason P., 08, 0I
Capodieci, Luigi, 0B
Cecil, Tom, 16
Chang, Jinman, 0R
Chee, Jensen, 0K
Chen, Alek C., 07
Chen, Ao, 15
Chen, Howard, 18
Chen, Kuang-Han, 0G, 0K, 13
Chen, Xiaohui, 16
Chen, Yi, 0E
Choi, Bumjin, 0R
Choi, Eunjoo, 0G
Choi, Jinwoo, 0V
Choi, Seiryung, 0V
Chopra, Meghal, 11
Clevenger, Larry, 06
Coles, Kris, 0N
Culp, James, 06
Curfice, Mark, 12
Debacker, P., 0Q
Deeth, Steven, 16
Dehaene, Wim, 0N
Ding, Hua, 0A, 0L, 0Z, 13
Du, Chunshan, 0W
Duan, Yingli, 0X
Dusa, Mircea, 07, 0Q
Ekerdt, John, 11
ElManhayw, Wael, 0I, 0J, 0W
Fakhry, Moulaz, 0I
Farys, Vincent, 0O, 0U
Feng, Jui-Hsuan, 12
Fenouillet-Beranger, C., 0O
Firouzi, F., 0Q
Gao, Shao Wen, 12
Gbondu-Tugbawa, Tamba, 0G, 0K, 13
Gennari, Frank E., 08, 09
Gerousi, V., 0Q
Gower-Hall, Aaron, 0K, 13
Gronheid, Roel, 0N
Hamed Fatehy, Ahmed, 0Y
Hamouda, Ayman, 15
Han, Daehan, 0R
Han, Sang Min, 0G, 0K
Harb, Mohammeed, 0J
Hasan, T., 0S
Hong, Aoran, 0R
Hong, Chuyang, 03, 0E
Hong, Hyeongsun, 0R, 0V
Hong, Sid, 0W
Hsing, Henry, 18
Hsu, Danny, 0W
Hui, Colin, 0K
Hurat, Philippe, 09
Huynh-Bao, Trong, 02
Hyang, Sungwook, 0J
Hyun, Daiseon, 0F
Ikeda, Makoto, 10
Ikeno, Rimon, 10
Jin, Gyoyoung, 0R
Joubrin, Y., 0S
Kabeel, Aliaa, 0W
Kang, Jinyoung, 0R
Kang, Minsoo, 0J
Kang, Namjung, 0V
Karageorgos, Evangelos, 0N
Karageorgos, Ioannis, 0N
Katakamsetty, Ushasree, 0K
Kim, Cheolkyun, 0M
Kim, Chin, 0J
Kim, Hyoung Jun, 0R
Kim, Hyoungsun, 0R
Kim, Young-Han, 04
Kim, Seoksan, 0V
Kim, Taehoon, 0R
Kim, Yonghyeon, 0R
Kimura, Taiki, 0C
Kotani, Toshiya, 0H

Proc. of SPIE Vol. 9781 978101-7
Conference Committee

Symposium Chair
Mircea V. Dusa, ASML US, Inc. (United States)

Symposium Co-Chair
Bruce W. Smith, Rochester Institute of Technology (United States)

Conference Chair
Luigi Capodieci, KnotPrime Inc. (United States)

Conference Co-Chair
Jason P. Cain, Advanced Micro Devices, Inc. (United States)

Conference Program Committee
Robert Aitken, ARM Inc. (United States)
Fang-Cheng Chang, Cadence Design Systems, Inc. (United States)
Neal V. Lafferty, Mentor Graphics Corporation (United States)
Lars W. Liebmann, IBM Corporation (United States)
Ru-Gun Liu, Taiwan Semiconductor Manufacturing Co. Ltd. (Taiwan)
Mark E. Mason, Texas Instruments Inc. (United States)
Andrew R. Neureuther, University of California, Berkeley (United States)
Shigeki Nojima, Toshiba Corporation (Japan)
David Z. Pan, The University of Texas at Austin (United States)
Chul-Hong Park, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)
Michael L. Rieger, Synopsys, Inc. (United States)
Vivek K. Singh, Intel Corporation (United States)
Chi-Min Yuan, Freescale Semiconductor, Inc. (United States)
John L. Sturtevant, Mentor Graphics Corporation (United States)

Session Chairs
1. Layout Optimization and Design Restrictions
   Luigi Capodieci, KnotPrime Inc. (United States)
   Jason P. Cain, Advanced Micro Devices, Inc. (United States)

2. Layout Analytics
   David Z. Pan, The University of Texas at Austin (United States)
   Luigi Capodieci, KnotPrime Inc. (United States)
3 Design and Litho Optimization: Joint Session with Conferences 9780 and 9781
   **Daniel Sarlette**, Infineon Technologies Dresden (Germany)

4 Circuit Modeling
   **Chi-Min Yuan**, Freescale Semiconductor, Inc. (United States)
   **Robert Aitken**, ARM Inc. (United States)

5 Hotspot Detection and Removal
   **Neal V. Lafferty**, Mentor Graphics Corporation (United States)
   **Chul-Hong Park**, SAMSUNG Electronics Co., Ltd. (Korea, Republic of)

6 Multiple Patterning and Directed Self-Assembly
   **Michael L. Rieger**, Synopsys, Inc. (United States)
   **Vivek K. Singh**, Intel Corporation (United States)

7 Design Interaction with Metrology: Joint Session with Conferences 9778 and 9781
   **Alexander Starikov**, I&I Consulting (United States)
   **Jason P. Cain**, Advanced Micro Devices, Inc. (United States)

8 Process and Yield Modeling
   **Shigeki Nojima**, Toshiba Corporation (Japan)
   **Fang-Cheng Chang**, Cadence Design Systems, Inc. (United States)