PROCEEDINGS OF SPIE

Design-Process-Technology Co-optimization for Manufacturability VIII

John L. Sturtevant Luigi Capodieci Editors

26–27 February 2014 San Jose, California, United States

Sponsored by SPIE

Cosponsored by Hitachi High Technologies America, Inc. (United States)

Published by SPIE

Volume 9053

Proceedings of SPIE 0277-786X, V. 9053

SPIE is an international society advancing an interdisciplinary approach to the science and application of light.

Design-Process-Technology Co-optimization for Manufacturability VIII, edited by John L. Sturtevant, Luigi Capodieci, Proc. of SPIE Vol. 9053, 905301 · © 2014 SPIE CCC code: 0277-786X/14/\$18 · doi: 10.1117/12.2064480

The papers included in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. The papers published in these proceedings reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from this book:

Author(s), "Title of Paper," in Design-Process-Technology Co-optimization for Manufacturability VIII, edited by John L. Sturtevant, Luigi Capodieci, Proceedings of SPIE Vol. 9053 (SPIE, Bellingham, WA, 2014) Article CID Number.

ISSN: 0277-786X ISBN: 9780819499769

Published by

SPIE

P.O. Box 10, Bellingham, Washington 98227-0010 USA Telephone +1 360 676 3290 (Pacific Time) · Fax +1 360 647 1445 SPIE.org

Copyright © 2014, Society of Photo-Optical Instrumentation Engineers.

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of copying fees. The Transactional Reporting Service base fee for this volume is \$18.00 per article (or portion thereof), which should be paid directly to the Copyright Clearance Center (CCC), 222 Rosewood Drive, Danvers, MA 01923. Payment may also be made electronically through CCC Online at copyright.com. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher. The CCC fee code is 0277-786X/14/\$18.00.

Printed in the United States of America.

Publication of record for individual papers is online in the SPIE Digital Library.



Paper Numbering: Proceedings of SPIE follow an e-First publication model, with papers published first online and then in print and on CD-ROM. Papers are published as they are submitted and meet publication criteria. A unique, consistent, permanent citation identifier (CID) number is assigned to each article at the time of the first publication. Utilization of CIDs allows articles to be fully citable as soon as they are published online, and connects the same identifier to all online, print, and electronic versions of the publication. SPIE uses a six-digit CID article numbering system in which:

- The first four digits correspond to the SPIE volume number.
- The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B ... 0Z, followed by 10-1Z, 20-2Z, etc.

The CID Number appears on each page of the manuscript. The complete citation is used on the first page, and an abbreviated version on subsequent pages. Numbers in the index correspond to the last two digits of the six-digit CID Number.

Contents

vii Conference Committee

SESSION 1	PATTERNS IN DTCO
9053 02	Lithography-induced limits to scaling of design quality (Invited Paper) [9053-1] A. B. Kahng, Univ. of California, San Diego (United States)
9053 03	A pattern-driven design regularization methodology [9053-2] J. P. Cain, N. P. Rodriguez, Advanced Micro Devices, Inc. (United States); J. Sweis, F. E. Gennari, YC. Lai, Cadence Design Systems, Inc. (United States)
9053 04	Systematic physical verification with topological patterns [9053-3] V. Dai, GLOBALFOUNDRIES Inc. (United States); YC. Lai, F. Gennari, Cadence Design Systems, Inc. (United States); E. Teoh, L. Capodieci, GLOBALFOUNDRIES Inc. (United States)
9053 05	Synthesis of lithography test patterns through topology-oriented pattern extraction and classification [9053-4] S. Shim, W. Chung, Y. Shin, KAIST (Korea, Republic of)
9053 06	Systematic data mining using a pattern database to accelerate yield ramp [9053-5] E. Teoh, V. Dai, L. Capodieci, GLOBALFOUNDRIES Inc. (United States); YC. Lai, F. Gennari, Cadence Design Systems, Inc. (United States)
9053 07	Layout pattern-driven design rule evaluation [9053-6] Y. Badr, Univ. of California, Los Angeles (United States); K. Ma, NVIDIA Inc. (United States); P. Gupta, Univ. of California, Los Angeles (United States)
SESSION 2	MULTIPATTERNING
9053 08	Bridging the gap from mask to physical design for multiple patterning lithography (Invited Paper) [9053-7] B. Yu, JR. Gao, X. Xu, D. Z. Pan, Univ. of Texas at Austin (United States)
9053 09	Demonstrating production quality multiple exposure patterning aware routing for the 10NM node [9053-8] L. Liebmann, IBM Corp. (United States); V. Gerousis, P. Gutwin, M. Zhang, Cadence Design Systems, Inc. (United States); G. Han, IBM Corp. (United States); B. Cline, ARM Inc. (United States)
9053 OA	A fast triple patterning solution with fix guidance [9053-9] W. Fang, S. Arikati, E. Cilingir, M. A. Hug, Synopsys, Inc. (United States); P. De Bisschop, IMEC (Belgium); J. Mailfert, IMEC (Belgium) and Katholieke Univ. Leuven (Belgium); K. Lucas, Synopsys, Inc. (United States); W. Gao, Synopsys, Inc. (Belgium) and IMEC (Belgium)

9053 OB	Benchmarking process integration and layout decomposition of directed self-assembly and self-aligned multiple patterning techniques [9053-10] Y. Chen, J. Zhou, J. You, H. Liu, Peking Univ. (China)
9053 OC	Self-aligned quadruple patterning-aware routing [9053-11] F. Nakajima, C. Kodama, Toshiba Corp. (Japan); H. Ichikawa, Toshiba Microelectronics Corp. (Japan); K. Nakayama, S. Nojima, T. Kotani, Toshiba Corp. (Japan)
SESSION 3	HOTSPOTS
9053 0E	Accurate lithography hotspot detection based on PCA-SVM classifier with hierarchical data clustering [9053-13] JR. Gao, B. Yu, D. Z. Pan, Univ. of Texas at Austin (United States)
9053 OF	Model based multilayers fix for litho hotspots beyond 20nm node [9053-14] A. Rabie, K. Madkour, K. George, MentorGraphics Corp. (Egypt); W. ElManhawy, JM. Brunet, J. Kwan, Mentor Graphics Corp. (United States)
9053 OG	Configurable hot spot fixing system [9053-15] M. Kajiwara, S. Kobayashi, H. Mashita, R. Aburada, N. Furuta, T. Kotani, Toshiba Corp. (Japan)
9053 OH	"Smart" source, mask, and target co-optimization to improve design related lithographically weak spots [9053-16] NY. Chung, PS. Kang, NR. Bang, JD. Kim, SJ. Lee, BI. Choi, SAMSUNG Electronics Co., Ltd. (Korea, Republic of); BR. Choi, SW. Park, KH. Baik, ASML Brion Korea (Korea, Republic of); S. Hsu, R. Howell, X. Liu, K. Gronlund, ASML Brion (United States)
SESSION 4	DESIGN OPTIMIZATION I
9053 01	Layout induced variability and manufacturability checks in FinFETs process [9053-17] Y. Ban, LG Electronics Inc. (Korea, Republic of); J. Sweis, P. Hurat, Y. Lai, Cadence Design Systems, Inc. (United States); Y. Kang, W. Paik, LG Electronics Inc. (Korea, Republic of); W. Xu, H. Song, Cadence Design Systems, Inc. (United States)
9053 OJ	Layout optimization of DRAM cells using rigorous simulation model for NTD [9053-19] J. Jeon, S. Kim, C. Park, H. Yang, D. Yim, SK Hynix, Inc. (Korea, Republic of); B. Kuechler, R. Zimmermann, T. Muelders, U. Klostermann, T. Schmoeller, Synopsys, Inc. (Germany); M. Do, JH. Choi, Synopsys, Inc. (Korea, Republic of)
SESSION 5	PATTERN-AWARE TECHNIQUES: JOINT SESSION WITH CONFERENCES 9052 AND 9053
9053 OM	Lithography yield estimation model to predict layout pattern distortions with a reduced set of lithography simulations [9053-36] S. Gómez, F. Moll, J. Mauricio, Univ. Politècnica de Catalunya (Spain)

SESSION 6	DESIGN OPTIMIZATION II
9053 ON	Technology-design-manufacturing co-optimization for advanced mobile SoCs (Invited Paper) [9053-23] D. Yang, C. Gan, P. R. Chidambaram, G. Nallapadi, J. Zhu, S. C. Song, J. Xu, G. Yeap, Qualcomm Technologies Inc. (United States)
9053 00	Optimizing standard cell design for quality [9053-24] C. Yuan, D. Tipple, J. Warner, Freescale Semiconductor, Inc. (United States)
9053 OP	Analysis and optimization of process-induced electromigration on signal interconnects in 16nm FinFET SoC (system-on-chip) [9053-25] Y. Ban, C. Choi, H. Shin, Y. Kang, W. Paik, LG Electronics Inc. (Korea, Republic of)
9053 OQ	Design technology co-optimization for a robust 10nm Metal1 solution for logic design and SRAM [9053-26] B. Vandewalle, B. Chava, S. Sakhare, J. Ryckaert, IMEC (Belgium); M. Dusa, ASML Belgium BVBA (Belgium)
SESSION 7	DSA DESIGN FOR MANUFACTURABILITY: JOINT SESSION WITH CONFERENCES 9049, 9052, AND 9053
9053 OR	Physical verification and manufacturing of contact/via layers using grapho-epitaxy DSA processes [9053-27] J. A. Torres, K. Sakajiri, D. Fryer, Y. Granik, Y. Ma, Mentor Graphics Corp. (United States); P. Krasnova, Mentor Graphics Corp. (Russian Federation); G. Fenger, Mentor Graphics Corp. (Belgium); S. Nagahara, Tokyo Electron Ltd. (Japan); S. Kawakami, Tokyo Electron Kyushu Ltd. (Japan); B. Rathsack, Tokyo Electron America, Inc. (United States); G. Khaira, J. de Pablo, Univ. of Chicago (United States); J. Ryckaert, IMEC (Belgium)
SESSION 8	DESIGN OPTIMIZATION III
9053 0\$	ECO fill: automated fill modification to support late-stage design changes [9053-28] G. Davis, J. Wilson, Mentor Graphics Corp. (United States); J. J. Yu, Mentor Graphics Corp. (Taiwan); A. Chiu, YJ. Chuang, R. Yang, Taiwan Semiconductor Manufacturing Co. (Taiwan)
9053 OT	Yield-aware decomposition for LELE double patterning [9053-29] Y. Kohira, The Univ. of Aizu (Japan); Y. Yokoyama, C. Kodama, Toshiba Corp. (Japan); A. Takahashi, Tokyo Institute of Technology (Japan); S. Nojima, S. Tanaka, Toshiba Corp. (Japan)
9053 OU	A generalized model to predict fin-width roughness induced FinFET device variability using the boundary perturbation method [9053-30] Q. Cheng, J. You, Y. Chen, Peking Univ. (China)

P053 0V Localization concept of re-decomposition area to fix hotspots for LELE process [9053-31]
 Y. Yokoyama, K. Sakanushi, Toshiba Corp. (Japan); Y. Kohira, The Univ. of Aizu (Japan);
 A. Takahashi, Tokyo Institute of Technology (Japan); C. Kodama, S. Tanaka, S. Nojima, Toshiba Corp. (Japan)

POSTER SESSION

- 9053 0W **Decomposition-aware layout optimization for 20/14nm standard cells** [9053-32] L. T.-N. Wang, S. Madhavan, S. Malik, E. Chiu, L. Capodieci, GLOBALFOUNDRIES Inc. (United States)
- 9053 0X Resist profile aware source mask optimization [9053-33]
 A. Chen, Y. M. Foong, GLOBALFOUNDRIES Singapore (Singapore); M. Hsieh, A. Khoh, GLOBALFOUNDRIES Inc. (United States); S. Hsu, M. Feng, J. Qiu, C. Aquino, ASML Brion (United States)
- Robust and automated solution for correcting hotspots locally using cost-function based OPC solver [9053-35]
 C. Babcock, GLOBALFOUNDRIES Inc. (United States); D. Yang, GLOBALFOUNDRIES Singapore (Singapore); S. McGowan, GLOBALFOUNDRIES Inc. (United States); J. Ye, B. Yan, J. Qiu, S. Baron, T. Pandey, S. Kapasi, C. Aquino, ASML Brion (United States)
- 9053 10 A layout decomposition algorithm for self-aligned multiple patterning [9053-37] J. You, H. Liu, Y. Chen, Peking Univ. (China)
- 9053 11 Work smarter not harder: How to get more results with less modeling [9053-38]
 K. Madkour, Mentor Graphics Corp. (Egypt); F. Pikus, Mentor Graphics Corp. (United States); M. Anis, American Univ. in Cairo (Egypt)
- 9053 12 Scanner correction capabilities aware CMP lithography hotspot analysis [9053-39]
 U. Katakamsetty, H. Colin, S. Yeo, P. Valerio, Y. Qing, Q. S. Fong, GLOBALFOUNDRIES
 Singapore (Singapore); N. S. Aravind, R. Matthias, S. Roberto, GLOBALFOUNDRIES Germany
 (Germany)

Author Index

Conference Committee

Symposium Chair

Harry J. Levinson, GLOBALFOUNDRIES, Inc. (United States)

Symposium Co-chair

Mircea V. Dusa, ASML US, Inc. (United States)

Conference Chair

John L. Sturtevant, Mentor Graphics Corp. (United States)

Conference Co-chair

Luigi Capodieci, GLOBALFOUNDRIES Inc. (United States)

Conference Program Committee

Robert Aitken, ARM Inc. (United States)

Jason P. Cain, Advanced Micro Devices, Inc. (United States)

Fang-Cheng Chang, Cadence Design Systems, Inc. (United States)

Lars W. Liebmann, IBM Corporation (United States)

Mark E. Mason, Texas Instruments Inc. (United States)

Andrew R. Neureuther, University of California, Berkeley (United States)

David Z. Pan, The University of Texas at Austin (United States)

Chul-Hong Park, SAMSUNG Electronics Company, Ltd. (Korea, Republic of)

Michael L. Rieger, Synopsys, Inc. (United States)

Vivek K. Singh, Intel Corporation (United States)

Chi-Min Yuan, Freescale Semiconductor, Inc. (United States)

Session Chairs

1 Patterns in DTCO

John Sturtevant, Mentor Graphics Corporation (United States) **Luigi Capodieci**, GLOBALFOUNDRIES Inc. (United States)

2 Multipatterning

Robert Aitken, ARM Inc. (United States)

Vivek K. Singh, Intel Corporation (United States)

3 Hotspots

Lars W. Liebmann, IBM Corporation (United States)

Jason P. Cain, Advanced Micro Devices, Inc. (United States)

4 Design Optimization I

Michael L. Rieger, Synopsys, Inc. (United States) **David Z. Pan**, The University of Texas at Austin (United States)

5 Pattern-Aware Techniques: Joint Session with Conferences 9052 and 9053

Luigi Capodieci, GLOBALFOUNDRIES Inc. (United States) **Jongwook Kye**, GLOBALFOUNDRIES Inc. (United States)

6 Design Optimization II

Chi-Min Yuan, Freescale Semiconductor, Inc. (United States) **Luigi Capodieci**, GLOBALFOUNDRIES Inc. (United States)

DSA Design for Manufacturability: Joint Session with Conferences 9049, 9052, and 9053

Michael A. Guillorn, IBM Thomas J. Watson Research Center (United States)

Bruce W. Smith, Rochester Institute of Technology (United States)

8 Design Optimization III

Andrew R. Neureuther, University of California, Berkeley (United States)

Fang-Cheng Chang, Cadence Design Systems, Inc. (United States)