

PROCEEDINGS OF SPIE

SPIDigitalLibrary.org/conference-proceedings-of-spie

Front Matter: Volume 9054

, "Front Matter: Volume 9054," Proc. SPIE 9054, Advanced Etch Technology for Nanopatterning III, 905401 (22 April 2014); doi: 10.1117/12.2064485

SPIE.

Event: SPIE Advanced Lithography, 2014, San Jose, California, United States

PROCEEDINGS OF SPIE

Advanced Etch Technology for Nanopatterning III

Gottlieb S. Oehrlein
Qinghuang Lin
Editors

24–25 February 2014
San Jose, California, United States

Sponsored by
SPIE

Cosponsored by
LAM Research Corp. (United States)

Published by
SPIE

Volume 9054

Proceedings of SPIE 0277-786X, V. 9054

SPIE is an international society advancing an interdisciplinary approach to the science and application of light.

Advanced Etch Technology for Nanopatterning III, edited by Gottlieb S. Oehrlein,
Qinghuang Lin, Proc. of SPIE Vol. 9054, 905401 · © 2014 SPIE
CCC code: 0277-786X/14/\$18 · doi: 10.1117/12.2064485

Proc. of SPIE Vol. 9054 905401-1

The papers included in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. The papers published in these proceedings reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from this book:

Author(s), "Title of Paper," in *Advanced Etch Technology for Nanopatterning III*, edited by Gottlieb S. Oehrlein, Qinghuang Lin, Proceedings of SPIE Vol. 9054 (SPIE, Bellingham, WA, 2014) Article CID Number.

ISSN: 0277-786X

ISBN: 9780819499776

Published by

SPIE

P.O. Box 10, Bellingham, Washington 98227-0010 USA

Telephone +1 360 676 3290 (Pacific Time) · Fax +1 360 647 1445

SPIE.org

Copyright © 2014, Society of Photo-Optical Instrumentation Engineers.

Copying of material in this book for internal or personal use, or for the internal or personal use of specific clients, beyond the fair use provisions granted by the U.S. Copyright Law is authorized by SPIE subject to payment of copying fees. The Transactional Reporting Service base fee for this volume is \$18.00 per article (or portion thereof), which should be paid directly to the Copyright Clearance Center (CCC), 222 Rosewood Drive, Danvers, MA 01923. Payment may also be made electronically through CCC Online at copyright.com. Other copying for republication, resale, advertising or promotion, or any form of systematic or multiple reproduction of any material in this book is prohibited except with permission in writing from the publisher. The CCC fee code is 0277-786X/14/\$18.00.

Printed in the United States of America.

Publication of record for individual papers is online in the SPIE Digital Library.

SPIE 
Digital Library

SPIDigitalLibrary.org

Paper Numbering: Proceedings of SPIE follow an e-First publication model, with papers published first online and then in print and on CD-ROM. Papers are published as they are submitted and meet publication criteria. A unique, consistent, permanent citation identifier (CID) number is assigned to each article at the time of the first publication. Utilization of CIDs allows articles to be fully citable as soon as they are published online, and connects the same identifier to all online, print, and electronic versions of the publication. SPIE uses a six-digit CID article numbering system in which:

- The first four digits correspond to the SPIE volume number.
- The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B ... 0Z, followed by 10-1Z, 20-2Z, etc.

The CID Number appears on each page of the manuscript. The complete citation is used on the first page, and an abbreviated version on subsequent pages. Numbers in the index correspond to the last two digits of the six-digit CID Number.

Contents

vii	<i>Conference Committee</i>
ix	<i>Introduction</i>

SESSION 1 REVIEWS AND OVERVIEWS OF NANOPATTERNING CHALLENGES

- 9054 04 **Patterning challenges in the fabrication of 12 nm half-pitch dual damascene copper ultra low-k interconnects (Invited Paper)** [9054-3]
J. S. Chawla, K. J. Singh, A. Myers, D. J. Michalak, R. Schenker, C. Jezewski, B. Krist, F. Gstrein, T. K. Indukuri, H. J. Yoo, Intel Corp. (United States)

SESSION 2 NANOPATTERNING FOR ADVANCED LOGIC AND MEMORY TECHNOLOGY NODES

- 9054 05 **Line width roughness reduction strategies for patterns exposed via electron beam lithography** [9054-26]
J. Jussot, Univ. Joseph Fourier (France); E. Pargon, LTM CNRS (France); B. Icard, CEA-LETI (France); J. Bustos, STMicroelectronics (France); L. Pain, CEA-LETI (France)
- 9054 06 **Effect of etch pattern transfer on local overlay (OVL) margin in 28nm gate integration.** [9054-5]
O. Ros, P. Gouraud, B. Le-Gratiet, C. Gardin, J. Ducoté, STMicroelectronics (France); E. Pargon, LTM CNRS (France)
- 9054 07 **Gate double patterning strategies for 10nm node FinFET devices** [9054-6]
H. Hody, IMEC (Belgium); V. Paraschiv, SC Etch Tech Solutions (Romania); D. Hellin, LAM Research Corp. (Belgium); T. Vandeweyer, G. Boccardi, K. Xu, IMEC (Belgium)
- 9054 08 **28nm FDSOI high-K metal gate CD variability investigation** [9054-7]
L. Desvoivres, CEA-LETI (France); P. Gouraud, B. Le Gratiet, R. Bouyssou, R. Ranica, C. Gallon, I. Thomas, STMicroelectronics (France)
- 9054 09 **Highly selective etch gas chemistry design for precise DSAL dry development process** [9054-8]
M. Omura, T. Imamura, H. Yamamoto, I. Sakai, H. Hayashi, Toshiba Corp. (Japan)

SESSION 3 PLASMA AND RESIST INTERACTIONS, INCLUDING PATTERNING QUALITY CONTROL (LER, CD UNIFORMITY, ETC.)

- 9054 0C **Hydrogen plasma treatment: the evolution of roughness in frequency domain** [9054-11]
P. De Schepper, IMEC (Belgium) and Katholieke Univ. Leuven (Belgium); A. Vaglio Pret, IMEC (Belgium) and KLA-Tencor Corp. (Belgium); E. Altamirano-Sánchez, IMEC (Belgium); Z. el Otell, S. De Gendt, IMEC (Belgium) and Katholieke Univ. Leuven (Belgium)

9054 0D **Line roughness formation during plasma etch: mechanism and reduction** [9054-12]
L. K. Meng, X. He, C. Li, J. Li, C. Zhao, J. Yan, Institute of Microelectronics (China)

SESSION 4 PATTERNING INTEGRATION SCHEMES (MULTILAYER PATTERNING, SELF-ALIGNED PATTERNING, ETC.)

9054 0E **Plasma etching and integration challenges using alternative patterning techniques for 11nm node and beyond (Invited Paper)** [9054-13]
S. Barnola, P. Pimenta Barros, CEA-LETI (France); C. Arvet, STMicroelectronics (France); C. Vizioz, N. Posseme, A. Gharbi, M. Argoud, R. Tiron, J. Pradelles, L. Desvoivres, S. Barraud, CEA-LETI (France)

9054 0G **Etch challenges for DSA implementation in CMOS via patterning** [9054-15]
P. Pimenta Barros, S. Barnola, A. Gharbi, M. Argoud, I. Servin, R. Tiron, CEA-LETI (France); X. Chevalier, C. Navarro, C. Nicolet, Arkema S.A. (France); C. Lapeyre, CEA-LETI (France); C. Monget, STMicroelectronics (France); E. Martinez, CEA-LETI (France)

SESSION 5 NEW PLASMA SOURCES AND NEW ETCHING TECHNOLOGIES

9054 0H **Large-radius neutral beam enhanced chemical vapor deposition process for non-porous ultra-low-k SiOCH (Invited Paper)** [9054-16]
Y. Kikuchi, Tokyo Electron Ltd. (Japan) and Tohoku Univ. (Japan); Y. Sakakibara, Tokyo Electron Ltd. (Japan); S. Samukawa, Tohoku Univ. (Japan)

9054 0I **Precision integrated thickness control with gas cluster ion beam etch (Invited Paper)** [9054-17]
N. M. Russell, V. Gizzo, J. D. LaRose, B. D. Pfeiffer, TEL Epion Inc. (United States); R. Dasaka, L. Economikos, R. Wise, IBM Systems and Technology Group (United States)

9054 0K **Advanced plasma sources for the future 450mm etch process** [9054-19]
Y. S. Lee, J. W. Lee, G. J. Park, H. Y. Chang, KAIST (Korea, Republic of)

SESSION 6 EMERGING PATTERNING TECHNOLOGIES (DSA AND OTHERS)

9054 0M **A comparison of the pattern transfer of line-space patterns from graphoepitaxial and chemoepitaxial block co-polymer directed self-assembly (Invited Paper)** [9054-21]
D. B. Millward, G. S. Lugani, R. Khurana, S. L. Light, Micron Technology, Inc. (United States); A. Niroomand, Micron Technology, Inc. (Belgium); P. D. Hustad, P. Trefonas, S.-W. Chang, C. N. Lee, D. Quach, Dow Electronic Materials (United States)

9054 0O **Directed self-assembly of PS-b-PDMS into 193nm photoresist patterns and transfer into silicon by plasma etching** [9054-23]
S. Archambault, C. Girardot, M. Salaün, M. Delalande, S. Böhme, G. Cunge, E. Pargon, O. Joubert, M. Zelsmann, CEA LTM/CNRS/Univ. Joseph Fourier-Grenoble1 (France)

POSTER SESSION

- 9054 OP **Litho resist rework influences on Cu metal layer patterning with TiN-hard mask** [9054-24]
M. Dankelmann, M. Czekalla, H. Estel, J. Hahn, B. K. Hong, M. Lamm, E. Neubert, M. Renner, R. Scheibel, M. Stegemann, J. Schneider, Infineon Technologies Dresden GmbH (Germany)
- 9054 OQ **Spin-on carbon using fullerene derivatives** [9054-25]
A. Frommhold, Univ. of Birmingham (United Kingdom); A. G. Brown, Irresistible Materials Ltd. (United Kingdom); T. Lada, Nano-C, Inc. (United States); R. E. Palmer, A. P. G. Robinson, Univ. of Birmingham (United Kingdom)
- 9054 OR **Dual frequency mid-gap capacitively coupled plasma (m-CCP) for conventional and DSA patterning at 10nm node and beyond** [9054-27]
N. Mohanty, A. Ko, C. Cole, V. Rastogi, K. Kumar, TEL Technology Ctr., America, LLC (United States); G. Schmid, R. Farrell, T. Ryan, E. Hosler, J. Xu, M. Preil, GLOBALFOUNDRIES, Inc. (United States)

Author Index

Conference Committee

Symposium Chair

Harry J. Levinson, GLOBALFOUNDRIES, Inc. (United States)

Symposium Co-chair

Mircea V. Dusa, ASML US, Inc. (United States)

Conference Chair

Gottlieb S. Oehrlein, University of Maryland, College Park (United States)

Conference Co-chair

Qinghuang Lin, IBM Thomas J. Watson Research Center (United States)

Conference Program Committee

Julie Bannister, Tokyo Electron America, Inc. (United States)

Charles T. Black, Brookhaven National Laboratory (United States)

Maxime Darnon, LTM CNRS (France)

Sebastian U. Engelmann, IBM Thomas J. Watson Research Center (United States)

Eric A. Hudson, LAM Research Corporation (United States)

Catherine B. Labelle, GLOBALFOUNDRIES Inc. (United States)

Nae-Eung Lee, Sungkyunkwan University (Korea, Republic of)

Erwine Pargon, LTM CNRS (France)

Ricardo Ruiz, HGST (United States)

Seiji Samukawa, Tohoku University (Japan)

Denis Shamiryan, MAPPER Lithography B.V. (Netherlands)

Rich Wise, IBM Corporation (United States)

Anthony Yen, TSMC Taiwan (Taiwan)

Ying Zhang, Applied Materials, Inc. (United States)

Jeff Xu, Qualcomm Technologies Inc. (United States)

Session Chairs

- 1 Reviews and Overviews of Nanopatterning Challenges
Cathy Labelle, GLOBALFOUNDRIES Inc. (United States)
Rich Wise, IBM Corporation (United States)

- 2 Nanopatterning for Advanced Logic and Memory Technology Nodes
Denis Shamiryan, MAPPER Lithography (Netherlands)
Eric A. Hudson, LAM Research Corporation (United States)
- 3 Plasma and Resist Interactions, Including Patterning Quality Control (LER, CD Uniformity, etc.)
Sebastian U. Engelmann, IBM Thomas J. Watson Research Center (United States)
- 4 Patterning Integration Schemes (multilayer patterning, self-aligned patterning, etc.)
Maxime Darnon, LTM CNRS (France)
Nae-Eung Lee, Sungkyunkwan University (Korea, Republic of)
- 5 New Plasma Sources and New Etching Technologies
Seiji Samukawa, Tohoku University (Japan)
Julie Bannister, Tokyo Electron America, Inc. (United States)
- 6 Emerging Patterning Technologies (DSA and others)
Ying Zhang, Applied Materials, Inc. (Taiwan)
Ricardo Ruiz, HGST (United States)

Introduction

This proceedings volume contains selected papers presented at the conference Advanced Etch Technology for Nanopatterning III held February 24-25, 2014 as part of the SPIE Advanced Lithography Symposium 2014. The meeting featured six sessions of oral presentations to highlight important achievements and challenges in the following areas of Advanced Etch Technology for Nanopatterning:

Session 1: Reviews and Overviews of Nanopatterning Challenges

Session 2: Nanopatterning for Advanced Logic and Memory Technology Nodes

Session 3: Plasma and Resist Interactions, Including Patterning Quality Control (LER, CD Uniformity, etc.)

Session 4: Patterning Integration Schemes (multilayer patterning, self-aligned patterning, etc.)

Session 5: New Plasma Sources and New Etching Technologies

Session 6: Emerging Patterning Technologies (DSA and others)

Additionally, there was a poster session.

We would like to thank all speakers and presenters for their stimulating contributions to the conference. We also would like to express our gratitude to the SPIE Advanced Lithography "Advanced Etch Technology for Nanopatterning III" Conference Committee members for their contributions in organizing this very successful conference. Finally, we would like to thank SPIE and its staff for support of this conference and their arrangements.

Gottlieb S. Oehrlein
Qinghuang Lin