PROCEEDINGS OF SPIE

Design-Process-Technology Co-optimization for Manufacturability IX

John L. Sturtevant
Luigi Capodieci
Editors

25–26 February 2015
San Jose, California, United States

Sponsored by
SPIE

Cosponsored by
Hitachi High Technologies America, Inc. (United States)

Published by
SPIE

Volume 9427

Proceedings of SPIE 0277-786X, V. 9427

SPIE is an international society advancing an interdisciplinary approach to the science and application of light.

Design-Process-Technology Co-optimization for Manufacturability IX, edited by John L. Sturtevant, Luigi Capodieci,
Proc. of SPIE Vol. 9427, 942701 · © 2015 SPIE · CCC code: 0277-786X/15/$18 · doi: 10.1117/12.2193828

The papers included in this volume were part of the technical conference cited on the cover and title page. Papers were selected and subject to review by the editors and conference program committee. Some conference presentations may not be available for publication. The papers published in these proceedings reflect the work and thoughts of the authors and are published herein as submitted. The publisher is not responsible for the validity of the information or for any outcomes resulting from reliance thereon.

Please use the following format to cite material from this book:
Author(s), "Title of Paper," in *Design-Process-Technology Co-optimization for Manufacturability IX*, edited by John L. Sturtevant, Luigi Capodieci, Proceedings of SPIE Vol. 9427 (SPIE, Bellingham, WA, 2015) Article CID Number.

ISSN: 0277-786X
ISBN: 9781628415292

Published by
SPIE
P.O. Box 10, Bellingham, Washington 98227-0010 USA
Telephone +1 360 676 3290 (Pacific Time) · Fax +1 360 647 1445
SPIE.org

Printed in the United States of America.

Publication of record for individual papers is online in the SPIE Digital Library.

SPIE Digital Library
SPIEDigitalLibrary.org

Paper Numbering: Proceedings of SPIE follow an e-First publication model, with papers published first online and then in print. Papers are published as they are submitted and meet publication criteria. A unique citation identifier (CID) number is assigned to each article at the time of the first publication. Utilization of CIDs allows articles to be fully citable as soon as they are published online, and connects the same identifier to all online, print, and electronic versions of the publication. SPIE uses a six-digit CID article numbering system in which:

- The first four digits correspond to the SPIE volume number.
- The last two digits indicate publication order within the volume using a Base 36 numbering system employing both numerals and letters. These two-number sets start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B … 0Z, followed by 10-1Z, 20-2Z, etc.

The CID Number appears on each page of the manuscript. The complete citation is used on the first page, and an abbreviated version on subsequent pages.

Contents

POSTER SESSION

Authors

Numbers in the index correspond to the last two digits of the six-digit citation identifier (CID) article numbering system used in Proceedings of SPIE. The first four digits reflect the volume number. Base 36 numbering is employed for the last two digits and indicates the order of articles within the volume. Numbers start with 00, 01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B...0Z, followed by 10-1Z, 20-2Z, etc.

Conference Committee

Symposium Chair

Mircea V. Dusa, ASML US, Inc. (United States)

Symposium Co-chair

Bruce W. Smith, Rochester Institute of Technology (United States)

Conference Chair

John L. Sturtevant, Mentor Graphics Corporation (United States)

Conference Co-chair

Luigi Capodieci, GLOBALFOUNDRIES Inc. (United States)

Conference Program Committee

Robert Aitken, ARM, Inc. (United States)
Jason P. Cain, Advanced Micro Devices, Inc. (United States)
Fang-Cheng Chang, Cadence Design Systems, Inc. (United States)
Lars W. Liebmann, IBM Corporation (United States)
Ru-Gun Liu, Taiwan Semiconductor Manufacturing Company Ltd. (Taiwan)
Mark E. Mason, Texas Instruments Inc. (United States)
Andrew R. Neureuther, University of California, Berkeley (United States)
Shigeki Nojima, Toshiba Corporation (Japan)
David Z. Pan, The University of Texas at Austin (United States)
Chul-Hong Park, SAMSUNG Electronics Company, Ltd. (Korea, Republic of)
Michael L. Rieger, Synopsys, Inc. (United States)
Vivek K. Singh, Intel Corporation (United States)
Chi-Min Yuan, Freescale Semiconductor, Inc. (United States)

Session Chairs

1 Invited Session I
John L. Sturtevant, Mentor Graphics Corporation (United States)
Luigi Capodieci, GLOBALFOUNDRIES Inc. (United States)

11 Layout and Optimization and Verification II

Luigi Capodieci, GLOBALFOUNDRIES Inc. (United States)
Chul-Hong Park, SAMSUNG Electronics Company, Ltd. (Korea, Republic of)
David Z. Pan, The University of Texas at Austin (United States)