Dr. Albert Chen Profile

Dr. Albert Chen

at ASML

SPIE Involvement:

Author

Publications (3)

Proceedings Article | 20 March 2020 Presentation + Paper

Process context based wafer level grouping control: an advanced overlay process correction designed for DRAM 1z nm node in high volume manufacturing

Linmiao Zhang, William Susanto, Katsumasa Takahashi, Albert Chen, Tim Tang, Yi Zou, Chenxi Lin, Simon Hastings, Samee Ur Rehman, Manouk Rijpstra, Alfonso Sun

Proceedings Volume 11325, 113251O (2020) https://doi.org/10.1117/12.2552823

KEYWORDS: Semiconducting wafers, Overlay metrology, Process control, Feedback control, Optical parametric oscillators, Control systems, High volume manufacturing, Data processing, Metrology, Optical lithography

Read Abstract +

Proceedings Article | 25 March 2016 Paper

Holistic overlay control for multi-patterning process layers at the 10nm and 7nm nodes

Leon Verstappen, Evert Mos, Peter Wardenier, Henry Megens, Emil Schmitt-Weaver, Kaustuve Bhattacharyya, Omer Adam, Grzegorz Grzela, Joost van Heijst, Lotte Willems, Jochem Wildenberg, Velislava Ignatova, Albert Chen, Frank Elich, Bijoy Rajasekharan, Lydia Vergaij-Huizer, Brian Lewis, Marc Kea, Jan Mulkens

Proceedings Volume 9778, 97781Y (2016) https://doi.org/10.1117/12.2230390

KEYWORDS: Process control, Overlay metrology, Process modeling, Semiconducting wafers, Metrology, Scanners, Target detection, Lithium, Optical alignment, Time metrology

Read Abstract +

Multi-patterning lithography at the 10-nm and 7-nm nodes is driving the allowed overlay error down to extreme low values. Advanced high order overlay correction schemes are needed to control the process variability. Additionally the increase of the number of split layers results in an exponential increase of metrology complexity of the total overlay and alignment tree. At the same time, the process stack includes more hard-mask steps and becomes more and more complex, with as consequence that the setup and verification of the overlay metrology recipe becomes more critical. All of the above require a holistic approach that addresses total overlay optimization from process design to process setup and control in volume manufacturing. In this paper we will present the holistic overlay control flow designed for 10-nm and 7-nm nodes and illustrate the achievable ultimate overlay performance for a logic and DRAM use case. As figure 1 illustrates we will explain the details of the steps in the holistic flow. Overlay accuracy is the driver for target design and metrology tool optimization like wavelength and polarization. We will show that it is essential to include processing effects like etching and CMP which can result in a physical asymmetry of the bottom grating of diffraction based overlay targets. We will introduce a new method to create a reference overlay map, based on metrology data using multiple wavelengths and polarization settings. A similar approach is developed for the wafer alignment step. The overlay fingerprint correction using linear or high order correction per exposure (CPE) has a large amount of parameters. It is critical to balance the metrology noise with the ultimate correction model and the related metrology sampling scheme. Similar approach is needed for the wafer align step. Both for overlay control as well as alignment we have developed methods which include efficient use of metrology time, available for an in the litho-cluster integrated metrology use. These methods include a novel set models that efficiently describe different process fingerprints. We will explain the methods and show the benefits for logic and DRAM use cases.

Proceedings Article | 20 April 2011 Paper

Overlay and focus stability control for 28-nm nodes on immersion scanners

Guo-Tsai Huang, Kai-Hsiung Chen, Li-Jui Chen, Tsai-Sheng Gau, Reiner Jungblut, Albert Chen, Ethan Lee, Lester Wang, Miranda Un, Wei-Shun Tzeng, Jim Chen, Spencer Lin, Jon Wu

Proceedings Volume 7971, 79711M (2011) https://doi.org/10.1117/12.879055

KEYWORDS: Scanners, Semiconducting wafers, Metrology, Overlay metrology, Feedback control, Lithography, Finite element methods, Control systems, Scatterometry, Data modeling

Read Abstract +

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Keywords/Phrases

Search In:

Publication Years