Mr. Arindam Chatterjee Profile

Arindam Chatterjee

Sales Representative at Aprio Technologies Inc

SPIE Involvement:

Author

Publications (1)

Proceedings Article | 4 April 2011 Paper

Applying litho-aware timing analysis to hold time fixing reduces design cycle time and power dissipation

Keisuke Hirabayashi, Naohiro Kobayashi, Hidemichi Mizuno, Tomoo Onodera, Tsuyoshi Oguro, Philippe Hurat, Arindam Chatterjee, Koichi Seki

Proceedings Volume 7974, 797408 (2011) https://doi.org/10.1117/12.878695

KEYWORDS: Silicon, Transistors, Lithography, Device simulation, Product engineering, Clocks, Etching, Multiplexers, Lithium, Optical proximity correction

Read Abstract +

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Keywords/Phrases

Search In:

Publication Years