In this paper, a novel and unified hardware structure to implement various binarization algorithms is proposed. It is designed to perform: 1) simple thresholding, 2) high pass filtering, 3) dithering, 4) blue noise masking, 5) error diffusion, 6) threshold nodulated error diffusion, and 7) edge enhanced error diffusion. In general, these algorithms have been implemented with several logic blocks. We found that a single data path architecture can be used for implementing those algorithms. A new structure is designed to have same data-flow that can share the blocks. All processing is possible in the proposed unified architecture which is based on the threshold modulated and edge enhanced error diffusion scheme. This structure has error filter coefficient registers, error memory, threshold memory, and arithmetic units, etc. This paper shows that the proposed hardware structure reduces the number of gates efficiently. The hardware design and debugging complexity is reduced by the unified control logic and data path.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.