Mr. Diego Vazquez Profile

Diego Vazquez

at Ctr Nacional de Microelectrónica

SPIE Involvement:

Author

Publications (1)

This will count as one of your downloads.

You will have access to both the presentation and article (if available).

DOWNLOAD NOW

This content is available for download via your institution's subscription. To access this item, please sign in to your personal account.

Email or Username Forgot your username?

Password Forgot your password?

Show

Keep me signed in

No SPIE account? Create an account

Proceedings Article | 21 April 2003 Paper

LP-LV high-performance monolithic DTMF receiver with on-chip test facilities

Diego Vazquez, Gloria Huertas, Maria Avedillo, Jose Quintana, Adoracion Rueda, Jose Huertas

Proceedings Volume 5117, (2003) https://doi.org/10.1117/12.501225

KEYWORDS: Analog electronics, Receivers, Signal detection, Capacitors, Oscillators, Sensors, Detection and tracking algorithms, Logic, Electronic filtering, Monte Carlo methods

Read Abstract +

Dual Tone Multi-Frequency (DTMF) signalling (also known as Touch-Tone, Tel-Touch,etc.) has gained importance in the world of telecommunications (telephony, answering machines, remote control, credit cards, etc) at the expense of dial-pulse signalling due to its more efficient and higher reliability for transmission of signals. This paper presents a high performance DTMF receiver able to operate in the range of 3V-5V of voltage supply with a low current consumption (<1mA) that is virtually fixed. In addition, on-chip test facilities for the analog part have been incorporated into the chip, in particular: a) a modified opamp (called sw-opamp) has been used to provide external accessing to inputs and outputs of the main analog blocks for off-line test purposes and, b) a Built-In-Self-Test strategy based on converting the analog part into an oscillator (the so-called oscillation-based-test) to perform a structural testing of the architecture. An integrated prototype has been designed and integrated in a 0.6μm technology. The price paid for such on-chip test facilities is very low; concretely, just an extra pin is used, power consumption during normal operation is not penalized and the area overhead is in the order of 7%. The experimental results demonstrate the good performance of the design and the feasibility of the testing approaches.

My Library

You currently do not have any folders to save your paper to! Create a new folder below.

Folder Name

Folder Description

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks. You are receiving this notice because your organization may not have SPIE eBooks access.*

*Shibboleth/Open Athens users─please sign in to access your institution's subscriptions.

To obtain this item, you may purchase the complete book in print or electronic format on SPIE.org.

ORGANIZATIONAL
Sign in with credentials provided by your organization.

Organizational Username

Organizational Password

Show/Hide Password

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members:

Non-members: ADD TO CART

Keywords/Phrases

Search In:

Publication Years