Presently, various aspects of CMOS technology scaling present additional challenges in CMOS image sensor design. Designers require optical as well as electrical models of the CMOS based pixels and the pixel arrays in order to translate given design objectives to proper choices of technology, pixel architecture, array structure, design layout, etc. Toward this end, we present a one-dimensional analysis and a working model of CMOS photodiode emphasizing on the effect of the finite epitaxial thickness and the presence of electric field at the interface between the epitaxial layer and the substrate bulk.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.