A simple analytical model is developed to estimate the power loss and time delay in photonic integrated circuits fabricated
using SOI standard wafers. This model is simple and can be utilized in physical verification of the circuit layout to verify
its feasibility for fabrication using certain foundry specifications. This model allows for providing new design rules for the
layout physical verification process in any electronic design automation (EDA) tool. The model is accurate and compared
with finite element based full wave electromagnetic EM solver. The model is closed form and circumvents the need to
utilize any EM solver for verification process. As such it dramatically reduces the time of verification process and allows
fast design rule check.