Ms. Neeta Kandpal Profile

Neeta Kandpal

at Instruments Research and Development Establishment

SPIE Involvement:

Author

Publications (1)

This will count as one of your downloads.

You will have access to both the presentation and article (if available).

DOWNLOAD NOW

This content is available for download via your institution's subscription. To access this item, please sign in to your personal account.

Email or Username Forgot your username?

Password Forgot your password?

Show

Keep me signed in

No SPIE account? Create an account

Proceedings Article | 28 December 1999 Paper

Digital scan converter for nonstandard camera images

Neeta Kandpal, Banmali Rawat

Proceedings Volume 3870, (1999) https://doi.org/10.1117/12.373216

KEYWORDS: Cameras, Clocks, Video, Sensors, Infrared cameras, Image processing, Signal processing, Field programmable gate arrays, Scanners, Composites

Read Abstract +

A Digital Scan Converter (DISC) has been developed which accepts input from a non-standard IR camera configured around 2nd Generation 288 X 4 element linear MCT-FPA and generates CCIR-B signal. The open-ended architecture of DISC allows it to be used with minor modifications for any other non-standard IR/visible cameras. The input for DISC is 288 X 576 pixels frame data available as two channels of 8 bit digital data (compensated for CDS and NUC) at 10 MSPS; the frame update rate being 25 Hz. The DISC architecture is based on Ping-Pong concept wherein input frame data gets written on one set of SRAMs and data for display read at CCIR-B rate from another set of SRAMs. The design takes care of camera specific signal processing requirement such as (1) providing delays between odd and even pixel data which arises due to staggered configuration of the detector. (2) Sequencing of pixels in vertical columns from a pseudo random sequence which arises due to off-focal plane multiplexing of detector outputs. (3) Interpolation of image in elevation. The CCIR-B sync generation is implemented using PLDs. Provision for symbology/RS422 interface is kept in design. Parallel and pipelined processing makes the DISC suitable for real time implementation of image processing algorithms. Entire design hardware has also been implemented using XILINX FPGA.

My Library

You currently do not have any folders to save your paper to! Create a new folder below.

Folder Name

Folder Description

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks. You are receiving this notice because your organization may not have SPIE eBooks access.*

*Shibboleth/Open Athens users─please sign in to access your institution's subscriptions.

To obtain this item, you may purchase the complete book in print or electronic format on SPIE.org.

ORGANIZATIONAL
Sign in with credentials provided by your organization.

Organizational Username

Organizational Password

Show/Hide Password

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members:

Non-members: ADD TO CART

Keywords/Phrases

Search In:

Publication Years