Technical problems with shrinking process node for semiconductor manufacturing has generated considerable interest in
the use of multiple beams as an advance manufacturing technique in the context of direct write to mask / wafer. This
paper examines the data preparation bottlenecks associated with this process. The various steps in the data preparation
flow are described. Particular attention is paid to the large increase in data volume and the associated issues in
processing power, transfer speed, storage requirements, and overall turn-around-time. Further, the use of commercial
graphic processing units (GPUs) is examined as a possible solution to some of these issues and results of tests conducted
as part of the MAGIC (MAskless lithoGraphy for IC manufacturing) initiative are summarized.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.