Mr. Po-Jen Cheng Profile

Po-Jen Cheng

at Macronix International Co Ltd

SPIE Involvement:

Author

Publications (1)

This will count as one of your downloads.

You will have access to both the presentation and article (if available).

DOWNLOAD NOW

This content is available for download via your institution's subscription. To access this item, please sign in to your personal account.

Email or Username Forgot your username?

Password Forgot your password?

Show

Keep me signed in

No SPIE account? Create an account

Proceedings Article | 19 March 2012 Paper

Post-developed defect in word-line SADP process

P. Cheng, F. Tsai, C. Yang, Elvis Yang, T. Yang, K. Chen, Chih-Yuan Lu

Proceedings Volume 8325, 83252J (2012) https://doi.org/10.1117/12.914766

KEYWORDS: Distortion, Semiconducting wafers, Photomasks, Satellites, Etching, Polymers, Lithography, Photoresist processing, Defect inspection, Double patterning technology

Read Abstract +

A post-developed defect unlike the traditional satellite spot was found in the self-aligned double patterning (SADP) process flow. The defects tend to happen around boundary adjacent to the clear pattern area and finally yield pattern distortion or bridging (called "distortion" hereafter). This distortion defect has been characterized as yield killer since it causes word-line bridging after etching. This paper will describe the effect of resist type, top anti-reflective coating (TARC), various development puddle/rinse schemes, hard bake (HB) and advanced defect reduction (ADR) function on the distortion defect performance. TARC has been indentified as an effective solution to reduce the conventional satellite defect but the experimental result on eliminating the distortion defect is not obvious. In resist processing, post-developed HB temperature showed strong correlation to the distortion defect count. The distortion defect reduces as lowering the HB temperature, and furthermore the defect can be fully eliminated by experimentally skipping the HB step. The combination of multiple cycles of wafer agitation in the development puddle, double development puddle and scanning rinse significantly suppresses the defect count. However, the aggressive development recipe has made the process time too long to be acceptable for mass production. To minimize the throughput loss, ADR is another solution to eliminate the distortion defect.

My Library

You currently do not have any folders to save your paper to! Create a new folder below.

Folder Name

Folder Description

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks. You are receiving this notice because your organization may not have SPIE eBooks access.*

*Shibboleth/Open Athens users─please sign in to access your institution's subscriptions.

To obtain this item, you may purchase the complete book in print or electronic format on SPIE.org.

ORGANIZATIONAL
Sign in with credentials provided by your organization.

Organizational Username

Organizational Password

Show/Hide Password

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members:

Non-members: ADD TO CART

Keywords/Phrases

Search In:

Publication Years