KEYWORDS: Digital signal processing, Control systems, Field programmable gate arrays, Telecommunications, Embedded systems, Automatic target recognition, Image processing, Computing systems, Data communications, Human-machine interfaces
This paper has designed and realized a coarse-grained, unbalanced, modularized parallel embedded software system for
ATR. According to the characteristics of ATR algorithms, some control modules such as system monitoring, task
assignment and hierarchical algorithm modules are realized in our system. There are different design principles for
different modules. The task assignment module combines different modules into clusters based on mutually exclusive
modules, and assigns them to different processors. The principle of combination is the minimum variance of load on
different processors. The system satisfies the requirement of real-time performance due to this reasonable strategy for
task assignment, with the flexibility and scalability significantly improved.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.