This paper presents a multiphase clock generation circuit (MPCG) using delay locked loop (DLL). In order to
achieve process independence, fixed bandwidth to operating frequency ratio, broad tuning range, and low jitter, the DLL
design is based on self-biased technique augmented with jitter attenuation technique, which can achieve precise delay
equal to the input reference clock period. Simulated in 65nm CMOS technology, the MPCG achieves an operating
frequency range of 1.8GHz to 4GHz. And the MPCG will generate eight clocks evenly spaced by 45 degrees. At
2.5GHz, its peak to peak jitter with quiescent supply is 10ps, and its power consumption is 11mW.
Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks.
You are receiving this notice because your organization may not have SPIE eBooks access.*
*Shibboleth/Open Athens users─please
sign in
to access your institution's subscriptions.
To obtain this item, you may purchase the complete book in print or electronic format on
SPIE.org.
INSTITUTIONAL Select your institution to access the SPIE Digital Library.
PERSONAL Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.