Mr. Ge Jia Profile

Ge Jia

SPIE Involvement:

Author

Publications (1)

This will count as one of your downloads.

You will have access to both the presentation and article (if available).

DOWNLOAD NOW

This content is available for download via your institution's subscription. To access this item, please sign in to your personal account.

Email or Username Forgot your username?

Password Forgot your password?

Show

Keep me signed in

No SPIE account? Create an account

Proceedings Article | 27 October 2013 Paper

Achieving the image interpolation algorithm on the FPGA platform based on ImpulseC

Ge Jia, Xianrong Peng

Proceedings Volume 8920, 89200E (2013) https://doi.org/10.1117/12.2031238

KEYWORDS: Field programmable gate arrays, Image processing, Signal processing, Image interpolation, Convolution, Image quality, Data modeling, Data processing, Clocks, Embedded systems

Read Abstract +

ImpulseC is based on the C language which can describe highly parallel and multi-process applications. It also generates a underlying hardware description for the dedicated process. To improve the famous bi-cubic interpolation algorithm, we design the bi-cubic convolution template algorithms with better computing performance and higher efficiency. The results of simulation show that the interpolation method not only improves the interpolation accuracy and image quality, but also preferably retains the texture of the image. Based on ImpulseC hardware design tools, we can make use of the compiler features to further parallelize the algorithm so that it is more conducive to the hardware implementation. Based on the Xilinx Spartan3 of XC3S4000 chip, our method achieves the real-time interpolation at the rate of 50fps. The FPGA experimental results show that the stream of output images after interpolation is robust and real-time. The summary shows that the allocation of hardware resources is reasonable. Compared with the existing hand-written HDL code, it has the advantages of parallel speedup. Our method provides a novel idea from C to FPGA-based embedded hardware system for software engineers.

My Library

You currently do not have any folders to save your paper to! Create a new folder below.

Folder Name

Folder Description

View contact details

UPDATE YOUR PROFILE

Is this your profile? Update it now.

Sign into your SPIE.org account

Don’t have a profile and want one?

Create an account on SPIE.org

Access to the requested content is limited to institutions that have purchased or subscribe to SPIE eBooks. You are receiving this notice because your organization may not have SPIE eBooks access.*

*Shibboleth/Open Athens users─please sign in to access your institution's subscriptions.

To obtain this item, you may purchase the complete book in print or electronic format on SPIE.org.

ORGANIZATIONAL
Sign in with credentials provided by your organization.

Organizational Username

Organizational Password

Show/Hide Password

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available

Members:

Non-members: ADD TO CART

Keywords/Phrases

Search In:

Publication Years