Architectures For A Sequential Optical Logic Processor

P. Chavel; R. Forchheimer; B. K. Jenkins; A. A . Sawchuk; T. C. Strand

doi:10.1117/12.936117

15 April 1983 Architectures For A Sequential Optical Logic Processor

P. Chavel, R. Forchheimer, B. K. Jenkins, A. A . Sawchuk, T. C. Strand

Proceedings Volume 0422, 10th Intl Optical Computing Conf; (1983) https://doi.org/10.1117/12.936117
Event: 10th International Optical Computing Conference, 1983, Cambridge, United States

Abstract

A general technique is described for implementing sequential logic circuits optically. The system consists of a nonlinear transducer which provides a two-dimensional array of gates and one or more computer generated holograms (CGHs) to interconnect the gates. The limitations on the number of gates which can be implemented in an optical system is affected by the interconnection method. We describe three interconnection methods and their respective limitations. One method, which is a hybrid of space-variant and space-invariant CGH elements, provides high gate densities and high gate-utilization rates.

Citation Download Citation

P. Chavel, R. Forchheimer, B. K. Jenkins, A. A . Sawchuk, and T. C. Strand "Architectures For A Sequential Optical Logic Processor", Proc. SPIE 0422, 10th Intl Optical Computing Conf, (15 April 1983); https://doi.org/10.1117/12.936117

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available