Paper
1 December 1991 Error analysis in unnormalized floating point arithmetic
Jesse L. Barlow, Richard J. Zaccone
Author Affiliations +
Abstract
The need to construct architectures in VLSI has focused attention on unnormalized floating point arithmetic. Certain unnormalized arithmetics allow one to 'pipe on digits,' thus producing significant speed up in computation and making the input problems of special purpose devices such as systolic arrays easier to solve. We consider the error analysis implications of using unnormalized arithmetic in numerical algorithms. We also give specifications for its implementation. Our discussion centers on the example of Gaussian elimination. We show that the use of unnormalized arithmetic requires change in the analysis of this algorithm. We will show that only for certain classes of matrices that include diagonally dominant matrices (either row or column), Gaussian elimination is as stable in unnormalized arithmetic as in normalized arithmetic. However, if the diagonal elements of the upper triangular matrix are post normalized, then Gaussian elimination is as stable in unnormalized arithmetic as in normalized arithmetic for all matrices.
© (1991) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Jesse L. Barlow and Richard J. Zaccone "Error analysis in unnormalized floating point arithmetic", Proc. SPIE 1566, Advanced Signal Processing Algorithms, Architectures, and Implementations II, (1 December 1991); https://doi.org/10.1117/12.49830
Lens.org Logo
CITATIONS
Cited by 2 scholarly publications.
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Error analysis

Matrices

Signal processing

Very large scale integration

Computer architecture

Computer science

Bromine

RELATED CONTENT

Systolic Arrays For Eigenvalue Computation
Proceedings of SPIE (December 28 1982)
On The Systolic Arrays Of Brent, Luk, and Van Loan
Proceedings of SPIE (November 28 1983)
A Parallel VLSI Direction Finding Algorithm
Proceedings of SPIE (February 23 1988)
A hardware error estimate for floating-point computations
Proceedings of SPIE (September 03 2008)
A Linear Array For Covariance Differencing Via Hyperbolic SVD
Proceedings of SPIE (November 14 1989)
Matrix Triangularization By Systolic Arrays
Proceedings of SPIE (July 30 1982)

Back to Top