Paper
10 May 2007 Exploring system interconnection architectures with VIPACES: from direct connections to NOCs
Author Affiliations +
Proceedings Volume 6590, VLSI Circuits and Systems III; 65900Q (2007) https://doi.org/10.1117/12.722054
Event: Microtechnologies for the New Millennium, 2007, Maspalomas, Gran Canaria, Spain
Abstract
This paper presents a simple environment for the verification of AMBA 3 AXI systems in Verification IP (VIP) production called VIPACES (Verification Interface Primitives for the development of AXI Compliant Elements and Systems). These primitives are presented as a not compiled library written in SystemC where interfaces are the core of the library. The definition of interfaces instead of generic modules let the user construct custom modules improving the resources spent during the verification phase as well as easily adapting his modules to the AMBA 3 AXI protocol. This topic is the main discussion in the VIPACES library. The paper focuses on comparing and contrasting the main interconnection schemes for AMBA 3 AXI as modeled by VIPACES. For assessing these results we propose a validation scenario with a particular architecture belonging to the domain of MPEG4 video decoding, which is compound by an AXI bus connecting an IDCT and other processing resources.
© (2007) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
Armando Sánchez-Peña, Pedro P. Carballo, and Antonio Núñez "Exploring system interconnection architectures with VIPACES: from direct connections to NOCs", Proc. SPIE 6590, VLSI Circuits and Systems III, 65900Q (10 May 2007); https://doi.org/10.1117/12.722054
Advertisement
Advertisement
RIGHTS & PERMISSIONS
Get copyright permission  Get copyright permission on Copyright Marketplace
KEYWORDS
Clocks

Interfaces

Computer architecture

System on a chip

Network on a chip

Telecommunications

Chemical elements

RELATED CONTENT

Generic architecture for a management system of ASON
Proceedings of SPIE (February 08 2005)
Frame-rate performance modeling of software MPEG decoder
Proceedings of SPIE (January 17 1997)
Cache-aware network-on-chip for chip multiprocessors
Proceedings of SPIE (May 28 2009)
Hardware/software codesign for multimedia
Proceedings of SPIE (October 24 1997)
Design of a multimedia storage server
Proceedings of SPIE (April 01 1994)

Back to Top