High-speed hardware architecture for high-definition videotex system

Mitsuru Maruyama; Hiroaki Sakamoto; Yutaka Ishibashi; Kazutoshi Nishimura

doi:10.1117/12.60922

1 October 1992 High-speed hardware architecture for high-definition videotex system

Mitsuru Maruyama, Hiroaki Sakamoto, Yutaka Ishibashi, Kazutoshi Nishimura

Author Affiliations +

Journal of Electronic Imaging, Vol. 1, Issue 4, (October 1992). https://doi.org/10.1117/12.60922

Abstract

A high-speed hardware architecture for an experimental high-definition videotex system for a broadband integrated services digital network is introduced. The key technologies required are high-speed protocol processing, high-speed data transfer, and high-speed picture readout from disks. High-speed protocol processing using a newly developed virtual memory copy, content rearrangement memory, two-bus architecture, and simultaneous editing and analyzing allows a requested 6-MB picture to be displayed within 3 s.

Citation Download Citation

Mitsuru Maruyama, Hiroaki Sakamoto, Yutaka Ishibashi, and Kazutoshi Nishimura "High-speed hardware architecture for high-definition videotex system," Journal of Electronic Imaging 1(4), (1 October 1992). https://doi.org/10.1117/12.60922

Published: 1 October 1992

ACCESS THE FULL ARTICLE

INSTITUTIONAL
Select your institution to access the SPIE Digital Library.

SELECT YOUR INSTITUTION

PERSONAL
Sign in with your SPIE account to access your personal subscriptions or to use specific features such as save to my library, sign up for alerts, save searches, etc.

PERSONAL SIGN IN

No SPIE Account? Create one

PURCHASE THIS CONTENT

SUBSCRIBE TO DIGITAL LIBRARY

50 downloads per 1-year subscription

Members: $195

Non-members: $335 ADD TO CART

25 downloads per 1 - year subscription

Members: $145

Non-members: $250 ADD TO CART

PURCHASE SINGLE ARTICLE

Includes PDF, HTML & Video, when available